/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (c) 2019 MediaTek Inc.
*/
#ifndef __SND_SOC_MT6660_H
#define __SND_SOC_MT6660_H
#include <linux/mutex.h>
#include <linux/regmap.h>
#pragma pack (push, 1 )
struct mt6660_platform_data {
u8 init_setting_num;
u32 *init_setting_addr;
u32 *init_setting_mask;
u32 *init_setting_val;
};
struct mt6660_chip {
struct i2c_client *i2c;
struct device *dev;
struct platform_device *param_dev;
struct mt6660_platform_data plat_data;
struct mutex io_lock;
struct regmap *regmap;
u16 chip_rev;
};
#pragma pack (pop)
#define MT6660_REG_DEVID (0 x00)
#define MT6660_REG_SYSTEM_CTRL (0 x03)
#define MT6660_REG_IRQ_STATUS1 (0 x05)
#define MT6660_REG_ADDA_CLOCK (0 x07)
#define MT6660_REG_SERIAL_CFG1 (0 x10)
#define MT6660_REG_DATAO_SEL (0 x12)
#define MT6660_REG_TDM_CFG3 (0 x15)
#define MT6660_REG_HPF_CTRL (0 x18)
#define MT6660_REG_HPF1_COEF (0 x1A)
#define MT6660_REG_HPF2_COEF (0 x1B)
#define MT6660_REG_PATH_BYPASS (0 x1E)
#define MT6660_REG_WDT_CTRL (0 x20)
#define MT6660_REG_HCLIP_CTRL (0 x24)
#define MT6660_REG_VOL_CTRL (0 x29)
#define MT6660_REG_SPS_CTRL (0 x30)
#define MT6660_REG_SIGMAX (0 x33)
#define MT6660_REG_CALI_T0 (0 x3F)
#define MT6660_REG_BST_CTRL (0 x40)
#define MT6660_REG_PROTECTION_CFG (0 x46)
#define MT6660_REG_DA_GAIN (0 x4c)
#define MT6660_REG_AUDIO_IN2_SEL (0 x50)
#define MT6660_REG_SIG_GAIN (0 x51)
#define MT6660_REG_PLL_CFG1 (0 x60)
#define MT6660_REG_DRE_CTRL (0 x68)
#define MT6660_REG_DRE_THDMODE (0 x69)
#define MT6660_REG_DRE_CORASE (0 x6B)
#define MT6660_REG_PWM_CTRL (0 x70)
#define MT6660_REG_DC_PROTECT_CTRL (0 x74)
#define MT6660_REG_ADC_USB_MODE (0 x7c)
#define MT6660_REG_INTERNAL_CFG (0 x88)
#define MT6660_REG_RESV0 (0 x98)
#define MT6660_REG_RESV1 (0 x99)
#define MT6660_REG_RESV2 (0 x9A)
#define MT6660_REG_RESV3 (0 x9B)
#define MT6660_REG_RESV6 (0 xA2)
#define MT6660_REG_RESV7 (0 xA3)
#define MT6660_REG_RESV10 (0 xB0)
#define MT6660_REG_RESV11 (0 xB1)
#define MT6660_REG_RESV16 (0 xB6)
#define MT6660_REG_RESV17 (0 xB7)
#define MT6660_REG_RESV19 (0 xB9)
#define MT6660_REG_RESV21 (0 xBB)
#define MT6660_REG_RESV23 (0 xBD)
#define MT6660_REG_RESV31 (0 xD3)
#define MT6660_REG_RESV40 (0 xE0)
#endif /* __SND_SOC_MT6660_H */
Messung V0.5 in Prozent C=97 H=100 G=98
¤ Dauer der Verarbeitung: 0.8 Sekunden
(vorverarbeitet am 2026-06-05)
¤
*© Formatika GbR, Deutschland