/* SPDX-License-Identifier: GPL-2.0-only */
/*
* cs4265.h -- CS4265 ALSA SoC audio driver
*
* Copyright 2014 Cirrus Logic, Inc.
*
* Author: Paul Handrigan <paul.handrigan@cirrus.com>
*/
#ifndef __CS4265_H__
#define __CS4265_H__
#define CS4265_CHIP_ID 0 x1
#define CS4265_CHIP_ID_VAL 0 xD0
#define CS4265_CHIP_ID_MASK 0 xF0
#define CS4265_REV_ID_MASK 0 x0F
#define CS4265_PWRCTL 0 x02
#define CS4265_PWRCTL_PDN 1
#define CS4265_DAC_CTL 0 x3
#define CS4265_DAC_CTL_MUTE (1 << 2 )
#define CS4265_DAC_CTL_DIF (3 << 4 )
#define CS4265_ADC_CTL 0 x4
#define CS4265_ADC_MASTER 1
#define CS4265_ADC_DIF (1 << 4 )
#define CS4265_ADC_FM (3 << 6 )
#define CS4265_MCLK_FREQ 0 x5
#define CS4265_MCLK_FREQ_MASK (7 << 4 )
#define CS4265_SIG_SEL 0 x6
#define CS4265_SIG_SEL_LOOP (1 << 1 )
#define CS4265_CHB_PGA_CTL 0 x7
#define CS4265_CHA_PGA_CTL 0 x8
#define CS4265_ADC_CTL2 0 x9
#define CS4265_DAC_CHA_VOL 0 xA
#define CS4265_DAC_CHB_VOL 0 xB
#define CS4265_DAC_CTL2 0 xC
#define CS4265_INT_STATUS 0 xD
#define CS4265_INT_MASK 0 xE
#define CS4265_STATUS_MODE_MSB 0 xF
#define CS4265_STATUS_MODE_LSB 0 x10
#define CS4265_SPDIF_CTL1 0 x11
#define CS4265_SPDIF_CTL2 0 x12
#define CS4265_SPDIF_CTL2_MUTE (1 << 4 )
#define CS4265_SPDIF_CTL2_DIF (3 << 6 )
#define CS4265_C_DATA_BUFF 0 x13
#define CS4265_MAX_REGISTER 0 x2A
#endif
Messung V0.5 in Prozent C=95 H=93 G=93
¤ Dauer der Verarbeitung: 0.8 Sekunden
(vorverarbeitet am 2026-06-08)
¤
*© Formatika GbR, Deutschland