// SPDX-License-Identifier: GPL-2.0-or-later
/* ZD1211 USB-WLAN driver for Linux
*
* Copyright (C) 2005-2007 Ulrich Kunitz <kune@deine-taler.de>
* Copyright (C) 2006-2007 Daniel Drake <dsd@gentoo.org>
*/
#include <linux/kernel.h>
#include "zd_rf.h"
#include "zd_usb.h"
#include "zd_chip.h"
static const u32 chan_rv[][2 ] = {
RF_CHANNEL( 1 ) = { 0 x09ec00, 0 x8cccc8 },
RF_CHANNEL( 2 ) = { 0 x09ec00, 0 x8cccd8 },
RF_CHANNEL( 3 ) = { 0 x09ec00, 0 x8cccc0 },
RF_CHANNEL( 4 ) = { 0 x09ec00, 0 x8cccd0 },
RF_CHANNEL( 5 ) = { 0 x05ec00, 0 x8cccc8 },
RF_CHANNEL( 6 ) = { 0 x05ec00, 0 x8cccd8 },
RF_CHANNEL( 7 ) = { 0 x05ec00, 0 x8cccc0 },
RF_CHANNEL( 8 ) = { 0 x05ec00, 0 x8cccd0 },
RF_CHANNEL( 9 ) = { 0 x0dec00, 0 x8cccc8 },
RF_CHANNEL(10 ) = { 0 x0dec00, 0 x8cccd8 },
RF_CHANNEL(11 ) = { 0 x0dec00, 0 x8cccc0 },
RF_CHANNEL(12 ) = { 0 x0dec00, 0 x8cccd0 },
RF_CHANNEL(13 ) = { 0 x03ec00, 0 x8cccc8 },
RF_CHANNEL(14 ) = { 0 x03ec00, 0 x866660 },
};
static const u32 std_rv[] = {
0 x4ff821,
0 xc5fbfc,
0 x21ebfe,
0 xafd401, /* freq shift 0xaad401 */
0 x6cf56a,
0 xe04073,
0 x193d76,
0 x9dd844,
0 x500007,
0 xd8c010,
};
static const u32 rv_init1[] = {
0 x3c9000,
0 xbfffff,
0 x700000,
0 xf15d58,
};
static const u32 rv_init2[] = {
0 xf15d59,
0 xf15d5c,
0 xf15d58,
};
static const struct zd_ioreq16 ioreqs_sw[] = {
{ ZD_CR128, 0 x14 }, { ZD_CR129, 0 x12 }, { ZD_CR130, 0 x10 },
{ ZD_CR38, 0 x38 }, { ZD_CR136, 0 xdf },
};
static int zd1211b_al7230b_finalize(struct zd_chip *chip)
{
int r;
static const struct zd_ioreq16 ioreqs[] = {
{ ZD_CR80, 0 x30 }, { ZD_CR81, 0 x30 }, { ZD_CR79, 0 x58 },
{ ZD_CR12, 0 xf0 }, { ZD_CR77, 0 x1b }, { ZD_CR78, 0 x58 },
{ ZD_CR203, 0 x04 },
{ },
{ ZD_CR240, 0 x80 },
};
r = zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
if (r)
return r;
if (chip->new_phy_layout) {
/* antenna selection? */
r = zd_iowrite16_locked(chip, 0 xe5, ZD_CR9);
if (r)
return r;
}
return zd_iowrite16_locked(chip, 0 x04, ZD_CR203);
}
static int zd1211_al7230b_init_hw(struct zd_rf *rf)
{
int r;
struct zd_chip *chip = zd_rf_to_chip(rf);
/* All of these writes are identical to AL2230 unless otherwise
* specified */
static const struct zd_ioreq16 ioreqs_1[] = {
/* This one is 7230-specific, and happens before the rest */
{ ZD_CR240, 0 x57 },
{ },
{ ZD_CR15, 0 x20 }, { ZD_CR23, 0 x40 }, { ZD_CR24, 0 x20 },
{ ZD_CR26, 0 x11 }, { ZD_CR28, 0 x3e }, { ZD_CR29, 0 x00 },
{ ZD_CR44, 0 x33 },
/* This value is different for 7230 (was: 0x2a) */
{ ZD_CR106, 0 x22 },
{ ZD_CR107, 0 x1a }, { ZD_CR109, 0 x09 }, { ZD_CR110, 0 x27 },
{ ZD_CR111, 0 x2b }, { ZD_CR112, 0 x2b }, { ZD_CR119, 0 x0a },
/* This happened further down in AL2230,
* and the value changed (was: 0xe0) */
{ ZD_CR122, 0 xfc },
{ ZD_CR10, 0 x89 },
/* for newest (3rd cut) AL2300 */
{ ZD_CR17, 0 x28 },
{ ZD_CR26, 0 x93 }, { ZD_CR34, 0 x30 },
/* for newest (3rd cut) AL2300 */
{ ZD_CR35, 0 x3e },
{ ZD_CR41, 0 x24 }, { ZD_CR44, 0 x32 },
/* for newest (3rd cut) AL2300 */
{ ZD_CR46, 0 x96 },
{ ZD_CR47, 0 x1e }, { ZD_CR79, 0 x58 }, { ZD_CR80, 0 x30 },
{ ZD_CR81, 0 x30 }, { ZD_CR87, 0 x0a }, { ZD_CR89, 0 x04 },
{ ZD_CR92, 0 x0a }, { ZD_CR99, 0 x28 },
/* This value is different for 7230 (was: 0x00) */
{ ZD_CR100, 0 x02 },
{ ZD_CR101, 0 x13 }, { ZD_CR102, 0 x27 },
/* This value is different for 7230 (was: 0x24) */
{ ZD_CR106, 0 x22 },
/* This value is different for 7230 (was: 0x2a) */
{ ZD_CR107, 0 x3f },
{ ZD_CR109, 0 x09 },
/* This value is different for 7230 (was: 0x13) */
{ ZD_CR110, 0 x1f },
{ ZD_CR111, 0 x1f }, { ZD_CR112, 0 x1f }, { ZD_CR113, 0 x27 },
{ ZD_CR114, 0 x27 },
/* for newest (3rd cut) AL2300 */
{ ZD_CR115, 0 x24 },
/* This value is different for 7230 (was: 0x24) */
{ ZD_CR116, 0 x3f },
/* This value is different for 7230 (was: 0xf4) */
{ ZD_CR117, 0 xfa },
{ ZD_CR118, 0 xfc }, { ZD_CR119, 0 x10 }, { ZD_CR120, 0 x4f },
{ ZD_CR121, 0 x77 }, { ZD_CR137, 0 x88 },
/* This one is 7230-specific */
{ ZD_CR138, 0 xa8 },
/* This value is different for 7230 (was: 0xff) */
{ ZD_CR252, 0 x34 },
/* This value is different for 7230 (was: 0xff) */
{ ZD_CR253, 0 x34 },
/* PLL_OFF */
{ ZD_CR251, 0 x2f },
};
static const struct zd_ioreq16 ioreqs_2[] = {
{ ZD_CR251, 0 x3f }, /* PLL_ON */
{ ZD_CR128, 0 x14 }, { ZD_CR129, 0 x12 }, { ZD_CR130, 0 x10 },
{ ZD_CR38, 0 x38 }, { ZD_CR136, 0 xdf },
};
r = zd_iowrite16a_locked(chip, ioreqs_1, ARRAY_SIZE(ioreqs_1));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, chan_rv[0 ], ARRAY_SIZE(chan_rv[0 ]));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, std_rv, ARRAY_SIZE(std_rv));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, rv_init1, ARRAY_SIZE(rv_init1));
if (r)
return r;
r = zd_iowrite16a_locked(chip, ioreqs_2, ARRAY_SIZE(ioreqs_2));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, rv_init2, ARRAY_SIZE(rv_init2));
if (r)
return r;
r = zd_iowrite16_locked(chip, 0 x06, ZD_CR203);
if (r)
return r;
r = zd_iowrite16_locked(chip, 0 x80, ZD_CR240);
if (r)
return r;
return 0 ;
}
static int zd1211b_al7230b_init_hw(struct zd_rf *rf)
{
int r;
struct zd_chip *chip = zd_rf_to_chip(rf);
static const struct zd_ioreq16 ioreqs_1[] = {
{ ZD_CR240, 0 x57 }, { ZD_CR9, 0 x9 },
{ },
{ ZD_CR10, 0 x8b }, { ZD_CR15, 0 x20 },
{ ZD_CR17, 0 x2B }, /* for newest (3rd cut) AL2230 */
{ ZD_CR20, 0 x10 }, /* 4N25->Stone Request */
{ ZD_CR23, 0 x40 }, { ZD_CR24, 0 x20 }, { ZD_CR26, 0 x93 },
{ ZD_CR28, 0 x3e }, { ZD_CR29, 0 x00 },
{ ZD_CR33, 0 x28 }, /* 5613 */
{ ZD_CR34, 0 x30 },
{ ZD_CR35, 0 x3e }, /* for newest (3rd cut) AL2230 */
{ ZD_CR41, 0 x24 }, { ZD_CR44, 0 x32 },
{ ZD_CR46, 0 x99 }, /* for newest (3rd cut) AL2230 */
{ ZD_CR47, 0 x1e },
/* ZD1215 5610 */
{ ZD_CR48, 0 x00 }, { ZD_CR49, 0 x00 }, { ZD_CR51, 0 x01 },
{ ZD_CR52, 0 x80 }, { ZD_CR53, 0 x7e }, { ZD_CR65, 0 x00 },
{ ZD_CR66, 0 x00 }, { ZD_CR67, 0 x00 }, { ZD_CR68, 0 x00 },
{ ZD_CR69, 0 x28 },
{ ZD_CR79, 0 x58 }, { ZD_CR80, 0 x30 }, { ZD_CR81, 0 x30 },
{ ZD_CR87, 0 x0A }, { ZD_CR89, 0 x04 },
{ ZD_CR90, 0 x58 }, /* 5112 */
{ ZD_CR91, 0 x00 }, /* 5613 */
{ ZD_CR92, 0 x0a },
{ ZD_CR98, 0 x8d }, /* 4804, for 1212 new algorithm */
{ ZD_CR99, 0 x00 }, { ZD_CR100, 0 x02 }, { ZD_CR101, 0 x13 },
{ ZD_CR102, 0 x27 },
{ ZD_CR106, 0 x20 }, /* change to 0x24 for AL7230B */
{ ZD_CR109, 0 x13 }, /* 4804, for 1212 new algorithm */
{ ZD_CR112, 0 x1f },
};
static const struct zd_ioreq16 ioreqs_new_phy[] = {
{ ZD_CR107, 0 x28 },
{ ZD_CR110, 0 x1f }, /* 5127, 0x13->0x1f */
{ ZD_CR111, 0 x1f }, /* 0x13 to 0x1f for AL7230B */
{ ZD_CR116, 0 x2a }, { ZD_CR118, 0 xfa }, { ZD_CR119, 0 x12 },
{ ZD_CR121, 0 x6c }, /* 5613 */
};
static const struct zd_ioreq16 ioreqs_old_phy[] = {
{ ZD_CR107, 0 x24 },
{ ZD_CR110, 0 x13 }, /* 5127, 0x13->0x1f */
{ ZD_CR111, 0 x13 }, /* 0x13 to 0x1f for AL7230B */
{ ZD_CR116, 0 x24 }, { ZD_CR118, 0 xfc }, { ZD_CR119, 0 x11 },
{ ZD_CR121, 0 x6a }, /* 5613 */
};
static const struct zd_ioreq16 ioreqs_2[] = {
{ ZD_CR113, 0 x27 }, { ZD_CR114, 0 x27 }, { ZD_CR115, 0 x24 },
{ ZD_CR117, 0 xfa }, { ZD_CR120, 0 x4f },
{ ZD_CR122, 0 xfc }, /* E0->FCh at 4901 */
{ ZD_CR123, 0 x57 }, /* 5613 */
{ ZD_CR125, 0 xad }, /* 4804, for 1212 new algorithm */
{ ZD_CR126, 0 x6c }, /* 5613 */
{ ZD_CR127, 0 x03 }, /* 4804, for 1212 new algorithm */
{ ZD_CR130, 0 x10 },
{ ZD_CR131, 0 x00 }, /* 5112 */
{ ZD_CR137, 0 x50 }, /* 5613 */
{ ZD_CR138, 0 xa8 }, /* 5112 */
{ ZD_CR144, 0 xac }, /* 5613 */
{ ZD_CR148, 0 x40 }, /* 5112 */
{ ZD_CR149, 0 x40 }, /* 4O07, 50->40 */
{ ZD_CR150, 0 x1a }, /* 5112, 0C->1A */
{ ZD_CR252, 0 x34 }, { ZD_CR253, 0 x34 },
{ ZD_CR251, 0 x2f }, /* PLL_OFF */
};
static const struct zd_ioreq16 ioreqs_3[] = {
{ ZD_CR251, 0 x7f }, /* PLL_ON */
{ ZD_CR128, 0 x14 }, { ZD_CR129, 0 x12 }, { ZD_CR130, 0 x10 },
{ ZD_CR38, 0 x38 }, { ZD_CR136, 0 xdf },
};
r = zd_iowrite16a_locked(chip, ioreqs_1, ARRAY_SIZE(ioreqs_1));
if (r)
return r;
if (chip->new_phy_layout)
r = zd_iowrite16a_locked(chip, ioreqs_new_phy,
ARRAY_SIZE(ioreqs_new_phy));
else
r = zd_iowrite16a_locked(chip, ioreqs_old_phy,
ARRAY_SIZE(ioreqs_old_phy));
if (r)
return r;
r = zd_iowrite16a_locked(chip, ioreqs_2, ARRAY_SIZE(ioreqs_2));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, chan_rv[0 ], ARRAY_SIZE(chan_rv[0 ]));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, std_rv, ARRAY_SIZE(std_rv));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, rv_init1, ARRAY_SIZE(rv_init1));
if (r)
return r;
r = zd_iowrite16a_locked(chip, ioreqs_3, ARRAY_SIZE(ioreqs_3));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, rv_init2, ARRAY_SIZE(rv_init2));
if (r)
return r;
return zd1211b_al7230b_finalize(chip);
}
static int zd1211_al7230b_set_channel(struct zd_rf *rf, u8 channel)
{
int r;
const u32 *rv = chan_rv[channel-1 ];
struct zd_chip *chip = zd_rf_to_chip(rf);
static const struct zd_ioreq16 ioreqs[] = {
/* PLL_ON */
{ ZD_CR251, 0 x3f },
{ ZD_CR203, 0 x06 }, { ZD_CR240, 0 x08 },
};
r = zd_iowrite16_locked(chip, 0 x57, ZD_CR240);
if (r)
return r;
/* PLL_OFF */
r = zd_iowrite16_locked(chip, 0 x2f, ZD_CR251);
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, std_rv, ARRAY_SIZE(std_rv));
if (r)
return r;
r = zd_rfwrite_cr_locked(chip, 0 x3c9000);
if (r)
return r;
r = zd_rfwrite_cr_locked(chip, 0 xf15d58);
if (r)
return r;
r = zd_iowrite16a_locked(chip, ioreqs_sw, ARRAY_SIZE(ioreqs_sw));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, rv, 2 );
if (r)
return r;
r = zd_rfwrite_cr_locked(chip, 0 x3c9000);
if (r)
return r;
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
}
static int zd1211b_al7230b_set_channel(struct zd_rf *rf, u8 channel)
{
int r;
const u32 *rv = chan_rv[channel-1 ];
struct zd_chip *chip = zd_rf_to_chip(rf);
r = zd_iowrite16_locked(chip, 0 x57, ZD_CR240);
if (r)
return r;
r = zd_iowrite16_locked(chip, 0 xe4, ZD_CR9);
if (r)
return r;
/* PLL_OFF */
r = zd_iowrite16_locked(chip, 0 x2f, ZD_CR251);
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, std_rv, ARRAY_SIZE(std_rv));
if (r)
return r;
r = zd_rfwrite_cr_locked(chip, 0 x3c9000);
if (r)
return r;
r = zd_rfwrite_cr_locked(chip, 0 xf15d58);
if (r)
return r;
r = zd_iowrite16a_locked(chip, ioreqs_sw, ARRAY_SIZE(ioreqs_sw));
if (r)
return r;
r = zd_rfwritev_cr_locked(chip, rv, 2 );
if (r)
return r;
r = zd_rfwrite_cr_locked(chip, 0 x3c9000);
if (r)
return r;
r = zd_iowrite16_locked(chip, 0 x7f, ZD_CR251);
if (r)
return r;
return zd1211b_al7230b_finalize(chip);
}
static int zd1211_al7230b_switch_radio_on(struct zd_rf *rf)
{
struct zd_chip *chip = zd_rf_to_chip(rf);
static const struct zd_ioreq16 ioreqs[] = {
{ ZD_CR11, 0 x00 },
{ ZD_CR251, 0 x3f },
};
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
}
static int zd1211b_al7230b_switch_radio_on(struct zd_rf *rf)
{
struct zd_chip *chip = zd_rf_to_chip(rf);
static const struct zd_ioreq16 ioreqs[] = {
{ ZD_CR11, 0 x00 },
{ ZD_CR251, 0 x7f },
};
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
}
static int al7230b_switch_radio_off(struct zd_rf *rf)
{
struct zd_chip *chip = zd_rf_to_chip(rf);
static const struct zd_ioreq16 ioreqs[] = {
{ ZD_CR11, 0 x04 },
{ ZD_CR251, 0 x2f },
};
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
}
/* ZD1211B+AL7230B 6m band edge patching differs slightly from other
* configurations */
static int zd1211b_al7230b_patch_6m(struct zd_rf *rf, u8 channel)
{
struct zd_chip *chip = zd_rf_to_chip(rf);
struct zd_ioreq16 ioreqs[] = {
{ ZD_CR128, 0 x14 }, { ZD_CR129, 0 x12 },
};
/* FIXME: Channel 11 is not the edge for all regulatory domains. */
if (channel == 1 ) {
ioreqs[0 ].value = 0 x0e;
ioreqs[1 ].value = 0 x10;
} else if (channel == 11 ) {
ioreqs[0 ].value = 0 x10;
ioreqs[1 ].value = 0 x10;
}
dev_dbg_f(zd_chip_dev(chip), "patching for channel %d\n" , channel);
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
}
int zd_rf_init_al7230b(struct zd_rf *rf)
{
struct zd_chip *chip = zd_rf_to_chip(rf);
if (zd_chip_is_zd1211b(chip)) {
rf->init_hw = zd1211b_al7230b_init_hw;
rf->switch_radio_on = zd1211b_al7230b_switch_radio_on;
rf->set_channel = zd1211b_al7230b_set_channel;
rf->patch_6m_band_edge = zd1211b_al7230b_patch_6m;
} else {
rf->init_hw = zd1211_al7230b_init_hw;
rf->switch_radio_on = zd1211_al7230b_switch_radio_on;
rf->set_channel = zd1211_al7230b_set_channel;
rf->patch_6m_band_edge = zd_rf_generic_patch_6m;
rf->patch_cck_gain = 1 ;
}
rf->switch_radio_off = al7230b_switch_radio_off;
return 0 ;
}
Messung V0.5 in Prozent C=96 H=91 G=93
¤ Dauer der Verarbeitung: 0.14 Sekunden
(vorverarbeitet am 2026-06-07)
¤
*© Formatika GbR, Deutschland