// SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
/* Copyright(c) 2019-2020 Realtek Corporation
*/
#include "rtw8852a_rfk_table.h"
static const struct rtw89_reg5_def rtw8852a_tssi_sys_defs[] = {
RTW89_DECL_RFK_WM(0 x12a8, 0 x00000001, 0 x00000001),
RTW89_DECL_RFK_WM(0 x12a8, 0 x0000000e, 0 x00000002),
RTW89_DECL_RFK_WM(0 x32a8, 0 x00000001, 0 x00000001),
RTW89_DECL_RFK_WM(0 x32a8, 0 x0000000e, 0 x00000002),
RTW89_DECL_RFK_WM(0 x12bc, 0 x000000f0, 0 x00000005),
RTW89_DECL_RFK_WM(0 x12bc, 0 x00000f00, 0 x00000005),
RTW89_DECL_RFK_WM(0 x12bc, 0 x000f0000, 0 x00000005),
RTW89_DECL_RFK_WM(0 x12bc, 0 x0000f000, 0 x00000005),
RTW89_DECL_RFK_WM(0 x120c, 0 x000000ff, 0 x00000033),
RTW89_DECL_RFK_WM(0 x12c0, 0 x0ff00000, 0 x00000033),
RTW89_DECL_RFK_WM(0 x32bc, 0 x000000f0, 0 x00000005),
RTW89_DECL_RFK_WM(0 x32bc, 0 x00000f00, 0 x00000005),
RTW89_DECL_RFK_WM(0 x32bc, 0 x000f0000, 0 x00000005),
RTW89_DECL_RFK_WM(0 x32bc, 0 x0000f000, 0 x00000005),
RTW89_DECL_RFK_WM(0 x320c, 0 x000000ff, 0 x00000033),
RTW89_DECL_RFK_WM(0 x32c0, 0 x0ff00000, 0 x00000033),
RTW89_DECL_RFK_WM(0 x0300, 0 xff000000, 0 x00000019),
RTW89_DECL_RFK_WM(0 x0304, 0 x000000ff, 0 x00000019),
RTW89_DECL_RFK_WM(0 x0304, 0 x0000ff00, 0 x0000001d),
RTW89_DECL_RFK_WM(0 x0314, 0 xffff0000, 0 x00002044),
RTW89_DECL_RFK_WM(0 x0318, 0 x0000ffff, 0 x00002042),
RTW89_DECL_RFK_WM(0 x0318, 0 xffff0000, 0 x00002002),
RTW89_DECL_RFK_WM(0 x0020, 0 x00006000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0024, 0 x00006000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0704, 0 xffff0000, 0 x0000601e),
RTW89_DECL_RFK_WM(0 x2704, 0 xffff0000, 0 x0000601e),
RTW89_DECL_RFK_WM(0 x0700, 0 xf0000000, 0 x00000004),
RTW89_DECL_RFK_WM(0 x2700, 0 xf0000000, 0 x00000004),
RTW89_DECL_RFK_WM(0 x0650, 0 x3c000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x2650, 0 x3c000000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_sys_defs);
static const struct rtw89_reg5_def rtw8852a_tssi_sys_defs_2g[] = {
RTW89_DECL_RFK_WM(0 x120c, 0 x000000ff, 0 x00000033),
RTW89_DECL_RFK_WM(0 x12c0, 0 x0ff00000, 0 x00000033),
RTW89_DECL_RFK_WM(0 x32c0, 0 x0ff00000, 0 x00000033),
RTW89_DECL_RFK_WM(0 x320c, 0 x000000ff, 0 x00000033),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_sys_defs_2g);
static const struct rtw89_reg5_def rtw8852a_tssi_sys_defs_5g[] = {
RTW89_DECL_RFK_WM(0 x120c, 0 x000000ff, 0 x00000044),
RTW89_DECL_RFK_WM(0 x12c0, 0 x0ff00000, 0 x00000044),
RTW89_DECL_RFK_WM(0 x32c0, 0 x0ff00000, 0 x00000044),
RTW89_DECL_RFK_WM(0 x320c, 0 x000000ff, 0 x00000044),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_sys_defs_5g);
static const struct rtw89_reg5_def rtw8852a_tssi_txpwr_ctrl_bb_defs_a[] = {
RTW89_DECL_RFK_WM(0 x5800, 0 x000000ff, 0 x0000007f),
RTW89_DECL_RFK_WM(0 x5800, 0 x0000ff00, 0 x00000080),
RTW89_DECL_RFK_WM(0 x5800, 0 x003f0000, 0 x0000003f),
RTW89_DECL_RFK_WM(0 x5800, 0 x10000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5800, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5800, 0 xc0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5804, 0 xf8000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x580c, 0 x0000007f, 0 x00000040),
RTW89_DECL_RFK_WM(0 x580c, 0 x00007f00, 0 x00000040),
RTW89_DECL_RFK_WM(0 x580c, 0 x00008000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x580c, 0 x0fff0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5810, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5810, 0 x00000200, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5810, 0 x0000fc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5810, 0 x00010000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5810, 0 x00fe0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5810, 0 x01000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5810, 0 x06000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5810, 0 x38000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x5810, 0 x40000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5810, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x00000c00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x00001000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5814, 0 x00002000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x00004000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5814, 0 x00038000, 0 x00000005),
RTW89_DECL_RFK_WM(0 x5814, 0 x003c0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x01c00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x18000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 xe0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5818, 0 x000000ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5818, 0 x0001ff00, 0 x00000018),
RTW89_DECL_RFK_WM(0 x5818, 0 x03fe0000, 0 x00000016),
RTW89_DECL_RFK_WM(0 x5818, 0 xfc000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x581c, 0 x000003ff, 0 x00000280),
RTW89_DECL_RFK_WM(0 x581c, 0 x000ffc00, 0 x00000200),
RTW89_DECL_RFK_WM(0 x581c, 0 x00100000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x581c, 0 x01e00000, 0 x00000008),
RTW89_DECL_RFK_WM(0 x581c, 0 x01e00000, 0 x0000000e),
RTW89_DECL_RFK_WM(0 x581c, 0 x1e000000, 0 x00000008),
RTW89_DECL_RFK_WM(0 x581c, 0 x1e000000, 0 x0000000e),
RTW89_DECL_RFK_WM(0 x581c, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5820, 0 x00000fff, 0 x00000080),
RTW89_DECL_RFK_WM(0 x5820, 0 x0000f000, 0 x0000000f),
RTW89_DECL_RFK_WM(0 x5820, 0 x001f0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5820, 0 xffe00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5824, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x5824, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5828, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x582c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x582c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5830, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x5834, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x5834, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5838, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x583c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x583c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5840, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x5844, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x5844, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5848, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x584c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x584c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5850, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x5854, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x5854, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5858, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x585c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x585c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5860, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x5828, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5828, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5830, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5830, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5838, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5838, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5840, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5840, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5848, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5848, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5850, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5850, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5858, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5858, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5860, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5860, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5860, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5864, 0 x000003ff, 0 x000001ff),
RTW89_DECL_RFK_WM(0 x5864, 0 x000ffc00, 0 x00000200),
RTW89_DECL_RFK_WM(0 x5864, 0 x03f00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5864, 0 x04000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5898, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x589c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a0, 0 x000000ff, 0 x000000fd),
RTW89_DECL_RFK_WM(0 x58a0, 0 x0000ff00, 0 x000000e5),
RTW89_DECL_RFK_WM(0 x58a0, 0 x00ff0000, 0 x000000cd),
RTW89_DECL_RFK_WM(0 x58a0, 0 xff000000, 0 x000000b5),
RTW89_DECL_RFK_WM(0 x58a4, 0 x000000ff, 0 x00000016),
RTW89_DECL_RFK_WM(0 x58a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x03fe0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b0, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b4, 0 x0000001f, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b4, 0 x00000020, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b4, 0 x000001c0, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b4, 0 x00000200, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b4, 0 x0000f000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x58b4, 0 x00ff0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b4, 0 x7f000000, 0 x0000000a),
RTW89_DECL_RFK_WM(0 x58b8, 0 x0000007f, 0 x00000028),
RTW89_DECL_RFK_WM(0 x58b8, 0 x00007f00, 0 x00000076),
RTW89_DECL_RFK_WM(0 x58b8, 0 x007f0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b8, 0 x7f000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58bc, 0 x000000ff, 0 x0000007f),
RTW89_DECL_RFK_WM(0 x58bc, 0 x0000ff00, 0 x00000080),
RTW89_DECL_RFK_WM(0 x58bc, 0 x00030000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x58bc, 0 x000c0000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x58bc, 0 x00300000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x58bc, 0 x00c00000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x58bc, 0 x07000000, 0 x00000007),
RTW89_DECL_RFK_WM(0 x58c0, 0 x00fe0000, 0 x0000003f),
RTW89_DECL_RFK_WM(0 x58c0, 0 xff000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58c4, 0 x0003ffff, 0 x0003ffff),
RTW89_DECL_RFK_WM(0 x58c4, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58c4, 0 xc0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58c8, 0 x00ffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58c8, 0 xf0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58cc, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58d0, 0 x00001fff, 0 x00000101),
RTW89_DECL_RFK_WM(0 x58d0, 0 x0001e000, 0 x00000004),
RTW89_DECL_RFK_WM(0 x58d0, 0 x03fe0000, 0 x00000100),
RTW89_DECL_RFK_WM(0 x58d0, 0 x04000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58d4, 0 x000000ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58d4, 0 x0003fe00, 0 x000000ff),
RTW89_DECL_RFK_WM(0 x58d4, 0 x07fc0000, 0 x00000100),
RTW89_DECL_RFK_WM(0 x58d8, 0 x000001ff, 0 x0000016c),
RTW89_DECL_RFK_WM(0 x58d8, 0 x0003fe00, 0 x0000005c),
RTW89_DECL_RFK_WM(0 x58d8, 0 x000c0000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x58d8, 0 xfff00000, 0 x00000800),
RTW89_DECL_RFK_WM(0 x58dc, 0 x000000ff, 0 x0000007f),
RTW89_DECL_RFK_WM(0 x58dc, 0 x0000ff00, 0 x00000080),
RTW89_DECL_RFK_WM(0 x58dc, 0 x00010000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58dc, 0 x3ff00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58dc, 0 x80000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x58f0, 0 x000001ff, 0 x000001ff),
RTW89_DECL_RFK_WM(0 x58f0, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000ffc00, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_txpwr_ctrl_bb_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_txpwr_ctrl_bb_defs_b[] = {
RTW89_DECL_RFK_WM(0 x7800, 0 x000000ff, 0 x0000007f),
RTW89_DECL_RFK_WM(0 x7800, 0 x0000ff00, 0 x00000080),
RTW89_DECL_RFK_WM(0 x7800, 0 x003f0000, 0 x0000003f),
RTW89_DECL_RFK_WM(0 x7800, 0 x10000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7800, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7800, 0 xc0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7804, 0 xf8000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x780c, 0 x0000007f, 0 x00000040),
RTW89_DECL_RFK_WM(0 x780c, 0 x00007f00, 0 x00000040),
RTW89_DECL_RFK_WM(0 x780c, 0 x00008000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x780c, 0 x0fff0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7810, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7810, 0 x00000200, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7810, 0 x0000fc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7810, 0 x00010000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7810, 0 x00fe0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7810, 0 x01000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7810, 0 x06000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7810, 0 x38000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x7810, 0 x40000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7810, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x00000c00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x00001000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7814, 0 x00002000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x00004000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7814, 0 x00038000, 0 x00000005),
RTW89_DECL_RFK_WM(0 x7814, 0 x003c0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x01c00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x18000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 xe0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7818, 0 x000000ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7818, 0 x0001ff00, 0 x00000018),
RTW89_DECL_RFK_WM(0 x7818, 0 x03fe0000, 0 x00000016),
RTW89_DECL_RFK_WM(0 x7818, 0 xfc000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x781c, 0 x000003ff, 0 x00000280),
RTW89_DECL_RFK_WM(0 x781c, 0 x000ffc00, 0 x00000200),
RTW89_DECL_RFK_WM(0 x781c, 0 x00100000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x781c, 0 x01e00000, 0 x00000008),
RTW89_DECL_RFK_WM(0 x781c, 0 x01e00000, 0 x0000000e),
RTW89_DECL_RFK_WM(0 x781c, 0 x1e000000, 0 x00000008),
RTW89_DECL_RFK_WM(0 x781c, 0 x1e000000, 0 x0000000e),
RTW89_DECL_RFK_WM(0 x781c, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7820, 0 x00000fff, 0 x00000080),
RTW89_DECL_RFK_WM(0 x7820, 0 x0000f000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7820, 0 x001f0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7820, 0 xffe00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7824, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x7824, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7828, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x782c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x782c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7830, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x7834, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x7834, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7838, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x783c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x783c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7840, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x7844, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x7844, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7848, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x784c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x784c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7850, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x7854, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x7854, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7858, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x785c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x785c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7860, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x7828, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7828, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7830, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7830, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7838, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7838, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7840, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7840, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7848, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7848, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7850, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7850, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7858, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7858, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7860, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7860, 0 x7fc00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7860, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7864, 0 x000003ff, 0 x000001ff),
RTW89_DECL_RFK_WM(0 x7864, 0 x000ffc00, 0 x00000200),
RTW89_DECL_RFK_WM(0 x7864, 0 x03f00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7864, 0 x04000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7898, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x789c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a0, 0 x000000ff, 0 x000000fd),
RTW89_DECL_RFK_WM(0 x78a0, 0 x0000ff00, 0 x000000e5),
RTW89_DECL_RFK_WM(0 x78a0, 0 x00ff0000, 0 x000000cd),
RTW89_DECL_RFK_WM(0 x78a0, 0 xff000000, 0 x000000b5),
RTW89_DECL_RFK_WM(0 x78a4, 0 x000000ff, 0 x00000016),
RTW89_DECL_RFK_WM(0 x78a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x03fe0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b0, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b4, 0 x0000001f, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b4, 0 x00000020, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b4, 0 x000001c0, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b4, 0 x00000200, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b4, 0 x0000f000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x78b4, 0 x00ff0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b4, 0 x7f000000, 0 x0000000a),
RTW89_DECL_RFK_WM(0 x78b8, 0 x0000007f, 0 x00000028),
RTW89_DECL_RFK_WM(0 x78b8, 0 x00007f00, 0 x00000076),
RTW89_DECL_RFK_WM(0 x78b8, 0 x007f0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b8, 0 x7f000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78bc, 0 x000000ff, 0 x0000007f),
RTW89_DECL_RFK_WM(0 x78bc, 0 x0000ff00, 0 x00000080),
RTW89_DECL_RFK_WM(0 x78bc, 0 x00030000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x78bc, 0 x000c0000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x78bc, 0 x00300000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x78bc, 0 x00c00000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x78bc, 0 x07000000, 0 x00000007),
RTW89_DECL_RFK_WM(0 x78c0, 0 x00fe0000, 0 x0000003f),
RTW89_DECL_RFK_WM(0 x78c0, 0 xff000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78c4, 0 x0003ffff, 0 x0003ffff),
RTW89_DECL_RFK_WM(0 x78c4, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78c4, 0 xc0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78c8, 0 x00ffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78c8, 0 xf0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78cc, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78d0, 0 x00001fff, 0 x00000101),
RTW89_DECL_RFK_WM(0 x78d0, 0 x0001e000, 0 x00000004),
RTW89_DECL_RFK_WM(0 x78d0, 0 x03fe0000, 0 x00000100),
RTW89_DECL_RFK_WM(0 x78d0, 0 x04000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78d4, 0 x000000ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78d4, 0 x0003fe00, 0 x000000ff),
RTW89_DECL_RFK_WM(0 x78d4, 0 x07fc0000, 0 x00000100),
RTW89_DECL_RFK_WM(0 x78d8, 0 x000001ff, 0 x0000016c),
RTW89_DECL_RFK_WM(0 x78d8, 0 x0003fe00, 0 x0000005c),
RTW89_DECL_RFK_WM(0 x78d8, 0 x000c0000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x78d8, 0 xfff00000, 0 x00000800),
RTW89_DECL_RFK_WM(0 x78dc, 0 x000000ff, 0 x0000007f),
RTW89_DECL_RFK_WM(0 x78dc, 0 x0000ff00, 0 x00000080),
RTW89_DECL_RFK_WM(0 x78dc, 0 x00010000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78dc, 0 x3ff00000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78dc, 0 x80000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x78f0, 0 x000001ff, 0 x000001ff),
RTW89_DECL_RFK_WM(0 x78f0, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000ffc00, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_txpwr_ctrl_bb_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_txpwr_ctrl_bb_defs_2g[] = {
RTW89_DECL_RFK_WM(0 x58d8, 0 x000001ff, 0 x0000013c),
RTW89_DECL_RFK_WM(0 x78d8, 0 x000001ff, 0 x0000013c),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_txpwr_ctrl_bb_defs_2g);
static const struct rtw89_reg5_def rtw8852a_tssi_txpwr_ctrl_bb_defs_5g[] = {
RTW89_DECL_RFK_WM(0 x58d8, 0 x000001ff, 0 x0000016c),
RTW89_DECL_RFK_WM(0 x78d8, 0 x000001ff, 0 x0000016c),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_txpwr_ctrl_bb_defs_5g);
static const struct rtw89_reg5_def rtw8852a_tssi_txpwr_ctrl_bb_he_tb_defs_a[] = {
RTW89_DECL_RFK_WM(0 x58a0, 0 xffffffff, 0 x000000fc),
RTW89_DECL_RFK_WM(0 x58e4, 0 x0000007f, 0 x00000020),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_txpwr_ctrl_bb_he_tb_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_txpwr_ctrl_bb_he_tb_defs_b[] = {
RTW89_DECL_RFK_WM(0 x78a0, 0 xffffffff, 0 x000000fc),
RTW89_DECL_RFK_WM(0 x78e4, 0 x0000007f, 0 x00000020),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_txpwr_ctrl_bb_he_tb_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_dck_defs_a[] = {
RTW89_DECL_RFK_WM(0 x580c, 0 x0fff0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x00001000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5814, 0 x00002000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5814, 0 x00004000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5814, 0 x00038000, 0 x00000005),
RTW89_DECL_RFK_WM(0 x5814, 0 x003c0000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x5814, 0 x18000000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_dck_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_dck_defs_b[] = {
RTW89_DECL_RFK_WM(0 x780c, 0 x0fff0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x00001000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7814, 0 x00002000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7814, 0 x00004000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7814, 0 x00038000, 0 x00000005),
RTW89_DECL_RFK_WM(0 x7814, 0 x003c0000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x7814, 0 x18000000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_dck_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_dac_gain_tbl_defs_a[] = {
RTW89_DECL_RFK_WM(0 x58b0, 0 x00000fff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b0, 0 x00000800, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5a00, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a04, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a08, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a0c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a10, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a14, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a18, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a1c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a20, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a24, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a28, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a2c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a30, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a34, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a38, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a3c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a40, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a44, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a48, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a4c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a50, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a54, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a58, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a5c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a60, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a64, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a68, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a6c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a70, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a74, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a78, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a7c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a80, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a84, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a88, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a8c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a90, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a94, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a98, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5a9c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5aa0, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5aa4, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5aa8, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5aac, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5ab0, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5ab4, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5ab8, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5abc, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5ac0, 0 xffffffff, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_dac_gain_tbl_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_dac_gain_tbl_defs_b[] = {
RTW89_DECL_RFK_WM(0 x78b0, 0 x00000fff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b0, 0 x00000800, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7a00, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a04, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a08, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a0c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a10, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a14, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a18, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a1c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a20, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a24, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a28, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a2c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a30, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a34, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a38, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a3c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a40, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a44, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a48, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a4c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a50, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a54, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a58, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a5c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a60, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a64, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a68, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a6c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a70, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a74, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a78, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a7c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a80, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a84, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a88, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a8c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a90, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a94, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a98, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7a9c, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7aa0, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7aa4, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7aa8, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7aac, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7ab0, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7ab4, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7ab8, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7abc, 0 xffffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7ac0, 0 xffffffff, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_dac_gain_tbl_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_slope_cal_org_defs_a[] = {
RTW89_DECL_RFK_WM(0 x581c, 0 x00100000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58cc, 0 x00001000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x58cc, 0 x00000007, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58cc, 0 x00000038, 0 x00000001),
RTW89_DECL_RFK_WM(0 x58cc, 0 x000001c0, 0 x00000002),
RTW89_DECL_RFK_WM(0 x58cc, 0 x00000e00, 0 x00000003),
RTW89_DECL_RFK_WM(0 x5828, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5898, 0 x000000ff, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5830, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5898, 0 x0000ff00, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5838, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5898, 0 x00ff0000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5840, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5898, 0 xff000000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5848, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x589c, 0 x000000ff, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5850, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x589c, 0 x0000ff00, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5858, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x589c, 0 x00ff0000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x5860, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x589c, 0 xff000000, 0 x00000040),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_slope_cal_org_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_slope_cal_org_defs_b[] = {
RTW89_DECL_RFK_WM(0 x781c, 0 x00100000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78cc, 0 x00001000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x78cc, 0 x00000007, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78cc, 0 x00000038, 0 x00000001),
RTW89_DECL_RFK_WM(0 x78cc, 0 x000001c0, 0 x00000002),
RTW89_DECL_RFK_WM(0 x78cc, 0 x00000e00, 0 x00000003),
RTW89_DECL_RFK_WM(0 x7828, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7898, 0 x000000ff, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7830, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7898, 0 x0000ff00, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7838, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7898, 0 x00ff0000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7840, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7898, 0 xff000000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7848, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x789c, 0 x000000ff, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7850, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x789c, 0 x0000ff00, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7878, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x789c, 0 x00ff0000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x7860, 0 x7fc00000, 0 x00000040),
RTW89_DECL_RFK_WM(0 x789c, 0 xff000000, 0 x00000040),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_slope_cal_org_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_rf_gap_tbl_defs_a[] = {
RTW89_DECL_RFK_WM(0 x5814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x03fe0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x07fc0000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_rf_gap_tbl_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_rf_gap_tbl_defs_b[] = {
RTW89_DECL_RFK_WM(0 x7814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x03fe0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x07fc0000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_rf_gap_tbl_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_slope_defs_a[] = {
RTW89_DECL_RFK_WM(0 x5820, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5818, 0 x10000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x00000800, 0 x00000001),
RTW89_DECL_RFK_WM(0 x581c, 0 x20000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5820, 0 x0000f000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x581c, 0 x000003ff, 0 x00000280),
RTW89_DECL_RFK_WM(0 x581c, 0 x000ffc00, 0 x00000200),
RTW89_DECL_RFK_WM(0 x58b8, 0 x007f0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b8, 0 x7f000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58b4, 0 x7f000000, 0 x0000000a),
RTW89_DECL_RFK_WM(0 x58b8, 0 x0000007f, 0 x00000028),
RTW89_DECL_RFK_WM(0 x58b8, 0 x00007f00, 0 x00000076),
RTW89_DECL_RFK_WM(0 x5810, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x20000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x580c, 0 x10000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x580c, 0 x40000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5838, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5858, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5834, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x5834, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5838, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x5854, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x5854, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5858, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x5824, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x5824, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5828, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x582c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x582c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5830, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x583c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x583c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5840, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x5844, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x5844, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5848, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x584c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x584c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5850, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x585c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x585c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5860, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x5828, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5830, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5840, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5848, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5850, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5860, 0 x003ff000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_slope_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_slope_defs_b[] = {
RTW89_DECL_RFK_WM(0 x7820, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7818, 0 x10000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x00000800, 0 x00000001),
RTW89_DECL_RFK_WM(0 x781c, 0 x20000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7820, 0 x0000f000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x781c, 0 x000003ff, 0 x00000280),
RTW89_DECL_RFK_WM(0 x781c, 0 x000ffc00, 0 x00000200),
RTW89_DECL_RFK_WM(0 x78b8, 0 x007f0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b8, 0 x7f000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78b4, 0 x7f000000, 0 x0000000a),
RTW89_DECL_RFK_WM(0 x78b8, 0 x0000007f, 0 x00000028),
RTW89_DECL_RFK_WM(0 x78b8, 0 x00007f00, 0 x00000076),
RTW89_DECL_RFK_WM(0 x7810, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x20000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x780c, 0 x10000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x780c, 0 x40000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7838, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7858, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7834, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x7834, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7838, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x7854, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x7854, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7858, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x7824, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x7824, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7828, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x782c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x782c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7830, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x783c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x783c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7840, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x7844, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x7844, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7848, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x784c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x784c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7850, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x785c, 0 x0003ffff, 0 x000115f2),
RTW89_DECL_RFK_WM(0 x785c, 0 x3ffc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7860, 0 x00000fff, 0 x00000121),
RTW89_DECL_RFK_WM(0 x7828, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7830, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7840, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7848, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7850, 0 x003ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7860, 0 x003ff000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_slope_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_track_defs_a[] = {
RTW89_DECL_RFK_WM(0 x5820, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5818, 0 x18000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5814, 0 x00000800, 0 x00000000),
RTW89_DECL_RFK_WM(0 x581c, 0 x20000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5864, 0 x000003ff, 0 x000001ff),
RTW89_DECL_RFK_WM(0 x5864, 0 x000ffc00, 0 x00000200),
RTW89_DECL_RFK_WM(0 x5820, 0 x00000fff, 0 x00000080),
RTW89_DECL_RFK_WM(0 x5814, 0 x01000000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_track_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_track_defs_b[] = {
RTW89_DECL_RFK_WM(0 x7820, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7818, 0 x18000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7814, 0 x00000800, 0 x00000000),
RTW89_DECL_RFK_WM(0 x781c, 0 x20000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7864, 0 x000003ff, 0 x000001ff),
RTW89_DECL_RFK_WM(0 x7864, 0 x000ffc00, 0 x00000200),
RTW89_DECL_RFK_WM(0 x7820, 0 x00000fff, 0 x00000080),
RTW89_DECL_RFK_WM(0 x7814, 0 x01000000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_track_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_txagc_ofst_mv_avg_defs_a[] = {
RTW89_DECL_RFK_WM(0 x58e4, 0 x00004000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58e4, 0 x00004000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x58e4, 0 x00004000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58e4, 0 x00008000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58e4, 0 x000f0000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_txagc_ofst_mv_avg_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_txagc_ofst_mv_avg_defs_b[] = {
RTW89_DECL_RFK_WM(0 x78e4, 0 x00004000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78e4, 0 x00004000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x78e4, 0 x00004000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78e4, 0 x00008000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78e4, 0 x000f0000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_txagc_ofst_mv_avg_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_pak_defs_a_2g[] = {
RTW89_DECL_RFK_WM(0 x5814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x03fe0000, 0 x000001d0),
RTW89_DECL_RFK_WM(0 x58a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x0003fe00, 0 x000001e8),
RTW89_DECL_RFK_WM(0 x58a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x000001ff, 0 x0000000b),
RTW89_DECL_RFK_WM(0 x58ac, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x07fc0000, 0 x00000088),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_pak_defs_a_2g);
static const struct rtw89_reg5_def rtw8852a_tssi_pak_defs_a_5g_1[] = {
RTW89_DECL_RFK_WM(0 x5814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x03fe0000, 0 x000001d7),
RTW89_DECL_RFK_WM(0 x58a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x0003fe00, 0 x000001fb),
RTW89_DECL_RFK_WM(0 x58a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x0003fe00, 0 x00000005),
RTW89_DECL_RFK_WM(0 x58ac, 0 x07fc0000, 0 x0000007c),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_pak_defs_a_5g_1);
static const struct rtw89_reg5_def rtw8852a_tssi_pak_defs_a_5g_3[] = {
RTW89_DECL_RFK_WM(0 x5814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x03fe0000, 0 x000001d8),
RTW89_DECL_RFK_WM(0 x58a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x0003fe00, 0 x000001fc),
RTW89_DECL_RFK_WM(0 x58a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x0003fe00, 0 x00000006),
RTW89_DECL_RFK_WM(0 x58ac, 0 x07fc0000, 0 x00000078),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_pak_defs_a_5g_3);
static const struct rtw89_reg5_def rtw8852a_tssi_pak_defs_a_5g_4[] = {
RTW89_DECL_RFK_WM(0 x5814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a4, 0 x03fe0000, 0 x000001e5),
RTW89_DECL_RFK_WM(0 x58a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58a8, 0 x0003fe00, 0 x0000000a),
RTW89_DECL_RFK_WM(0 x58a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58ac, 0 x0003fe00, 0 x00000011),
RTW89_DECL_RFK_WM(0 x58ac, 0 x07fc0000, 0 x00000075),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_pak_defs_a_5g_4);
static const struct rtw89_reg5_def rtw8852a_tssi_pak_defs_b_2g[] = {
RTW89_DECL_RFK_WM(0 x7814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x03fe0000, 0 x000001cc),
RTW89_DECL_RFK_WM(0 x78a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x0003fe00, 0 x000001e2),
RTW89_DECL_RFK_WM(0 x78a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x000001ff, 0 x00000005),
RTW89_DECL_RFK_WM(0 x78ac, 0 x0003fe00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x07fc0000, 0 x00000089),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_pak_defs_b_2g);
static const struct rtw89_reg5_def rtw8852a_tssi_pak_defs_b_5g_1[] = {
RTW89_DECL_RFK_WM(0 x7814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x03fe0000, 0 x000001d5),
RTW89_DECL_RFK_WM(0 x78a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x0003fe00, 0 x000001fc),
RTW89_DECL_RFK_WM(0 x78a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x0003fe00, 0 x00000005),
RTW89_DECL_RFK_WM(0 x78ac, 0 x07fc0000, 0 x00000079),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_pak_defs_b_5g_1);
static const struct rtw89_reg5_def rtw8852a_tssi_pak_defs_b_5g_3[] = {
RTW89_DECL_RFK_WM(0 x7814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x03fe0000, 0 x000001dc),
RTW89_DECL_RFK_WM(0 x78a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x0003fe00, 0 x00000002),
RTW89_DECL_RFK_WM(0 x78a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x0003fe00, 0 x0000000b),
RTW89_DECL_RFK_WM(0 x78ac, 0 x07fc0000, 0 x00000076),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_pak_defs_b_5g_3);
static const struct rtw89_reg5_def rtw8852a_tssi_pak_defs_b_5g_4[] = {
RTW89_DECL_RFK_WM(0 x7814, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f4, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000003ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f8, 0 x000ffc00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x0001ff00, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a4, 0 x03fe0000, 0 x000001f0),
RTW89_DECL_RFK_WM(0 x78a8, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78a8, 0 x0003fe00, 0 x00000016),
RTW89_DECL_RFK_WM(0 x78a8, 0 x07fc0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x000001ff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78ac, 0 x0003fe00, 0 x0000001f),
RTW89_DECL_RFK_WM(0 x78ac, 0 x07fc0000, 0 x00000072),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_pak_defs_b_5g_4);
static const struct rtw89_reg5_def rtw8852a_tssi_enable_defs_a[] = {
RTW89_DECL_RFK_WRF(0 x0, 0 x55, 0 x00080, 0 x00001),
RTW89_DECL_RFK_WM(0 x5818, 0 x000000ff, 0 x000000c0),
RTW89_DECL_RFK_WM(0 x5818, 0 x10000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5818, 0 x10000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5820, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5820, 0 x80000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5818, 0 x18000000, 0 x00000003),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_enable_defs_a);
static const struct rtw89_reg5_def rtw8852a_tssi_enable_defs_b[] = {
RTW89_DECL_RFK_WRF(0 x1, 0 x55, 0 x00080, 0 x00001),
RTW89_DECL_RFK_WM(0 x7818, 0 x000000ff, 0 x000000c0),
RTW89_DECL_RFK_WM(0 x7818, 0 x10000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7818, 0 x10000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7820, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7820, 0 x80000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7818, 0 x18000000, 0 x00000003),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_enable_defs_b);
static const struct rtw89_reg5_def rtw8852a_tssi_disable_defs[] = {
RTW89_DECL_RFK_WM(0 x5820, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5818, 0 x18000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7820, 0 x80000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7818, 0 x18000000, 0 x00000001),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_disable_defs);
static const struct rtw89_reg5_def rtw8852a_tssi_enable_defs_ab[] = {
RTW89_DECL_RFK_WM(0 x5820, 0 x80000000, 0 x0),
RTW89_DECL_RFK_WM(0 x5820, 0 x80000000, 0 x1),
RTW89_DECL_RFK_WM(0 x5818, 0 x18000000, 0 x3),
RTW89_DECL_RFK_WM(0 x7820, 0 x80000000, 0 x0),
RTW89_DECL_RFK_WM(0 x7820, 0 x80000000, 0 x1),
RTW89_DECL_RFK_WM(0 x7818, 0 x18000000, 0 x3),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_enable_defs_ab);
static const struct rtw89_reg5_def rtw8852a_tssi_tracking_defs[] = {
RTW89_DECL_RFK_WM(0 x5800, 0 x10000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f0, 0 x00080000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5804, 0 xf8000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58f0, 0 xfff00000, 0 x00000400),
RTW89_DECL_RFK_WM(0 x7800, 0 x10000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f0, 0 x00080000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7804, 0 xf8000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f0, 0 xfff00000, 0 x00000400),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_tssi_tracking_defs);
static const struct rtw89_reg5_def rtw8852a_rfk_afe_init_defs[] = {
RTW89_DECL_RFK_WC(0 x12ec, 0 x00008000),
RTW89_DECL_RFK_WS(0 x12ec, 0 x00008000),
RTW89_DECL_RFK_WC(0 x5e00, 0 x00000001),
RTW89_DECL_RFK_WS(0 x5e00, 0 x00000001),
RTW89_DECL_RFK_WC(0 x32ec, 0 x00008000),
RTW89_DECL_RFK_WS(0 x32ec, 0 x00008000),
RTW89_DECL_RFK_WC(0 x7e00, 0 x00000001),
RTW89_DECL_RFK_WS(0 x7e00, 0 x00000001),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_afe_init_defs);
static const struct rtw89_reg5_def rtw8852a_rfk_dack_reload_defs_a[] = {
RTW89_DECL_RFK_WS(0 x5e00, 0 x00000008),
RTW89_DECL_RFK_WS(0 x5e50, 0 x00000008),
RTW89_DECL_RFK_WS(0 x5e10, 0 x80000000),
RTW89_DECL_RFK_WS(0 x5e60, 0 x80000000),
RTW89_DECL_RFK_WC(0 x5e00, 0 x00000008),
RTW89_DECL_RFK_WC(0 x5e50, 0 x00000008),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dack_reload_defs_a);
static const struct rtw89_reg5_def rtw8852a_rfk_dack_reload_defs_b[] = {
RTW89_DECL_RFK_WS(0 x7e00, 0 x00000008),
RTW89_DECL_RFK_WS(0 x7e50, 0 x00000008),
RTW89_DECL_RFK_WS(0 x7e10, 0 x80000000),
RTW89_DECL_RFK_WS(0 x7e60, 0 x80000000),
RTW89_DECL_RFK_WC(0 x7e00, 0 x00000008),
RTW89_DECL_RFK_WC(0 x7e50, 0 x00000008),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dack_reload_defs_b);
static const struct rtw89_reg5_def rtw8852a_rfk_check_addc_defs_a[] = {
RTW89_DECL_RFK_WC(0 x20f4, 0 x01000000),
RTW89_DECL_RFK_WS(0 x20f8, 0 x80000000),
RTW89_DECL_RFK_WM(0 x20f0, 0 x00ff0000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x20f0, 0 x00000f00, 0 x00000002),
RTW89_DECL_RFK_WC(0 x20f0, 0 x0000000f),
RTW89_DECL_RFK_WM(0 x20f0, 0 x000000c0, 0 x00000002),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_check_addc_defs_a);
static const struct rtw89_reg5_def rtw8852a_rfk_check_addc_defs_b[] = {
RTW89_DECL_RFK_WC(0 x20f4, 0 x01000000),
RTW89_DECL_RFK_WS(0 x20f8, 0 x80000000),
RTW89_DECL_RFK_WM(0 x20f0, 0 x00ff0000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x20f0, 0 x00000f00, 0 x00000002),
RTW89_DECL_RFK_WC(0 x20f0, 0 x0000000f),
RTW89_DECL_RFK_WM(0 x20f0, 0 x000000c0, 0 x00000003),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_check_addc_defs_b);
static const struct rtw89_reg5_def rtw8852a_rfk_addck_reset_defs_a[] = {
RTW89_DECL_RFK_WC(0 x12d8, 0 x00000030),
RTW89_DECL_RFK_WC(0 x32d8, 0 x00000030),
RTW89_DECL_RFK_WS(0 x12b8, 0 x40000000),
RTW89_DECL_RFK_WC(0 x032c, 0 x40000000),
RTW89_DECL_RFK_WC(0 x032c, 0 x00400000),
RTW89_DECL_RFK_WS(0 x032c, 0 x00400000),
RTW89_DECL_RFK_WS(0 x030c, 0 x0f000000),
RTW89_DECL_RFK_WC(0 x032c, 0 x00010000),
RTW89_DECL_RFK_WS(0 x12dc, 0 x00000002),
RTW89_DECL_RFK_WM(0 x030c, 0 x0f000000, 0 x00000003),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_addck_reset_defs_a);
static const struct rtw89_reg5_def rtw8852a_rfk_addck_trigger_defs_a[] = {
RTW89_DECL_RFK_WS(0 x12d8, 0 x000000c0),
RTW89_DECL_RFK_WS(0 x12d8, 0 x00000800),
RTW89_DECL_RFK_WC(0 x12d8, 0 x00000800),
RTW89_DECL_RFK_DELAY(1 ),
RTW89_DECL_RFK_WM(0 x12d8, 0 x00000300, 0 x00000001),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_addck_trigger_defs_a);
static const struct rtw89_reg5_def rtw8852a_rfk_addck_restore_defs_a[] = {
RTW89_DECL_RFK_WC(0 x12dc, 0 x00000002),
RTW89_DECL_RFK_WS(0 x032c, 0 x00010000),
RTW89_DECL_RFK_WM(0 x030c, 0 x0f000000, 0 x0000000c),
RTW89_DECL_RFK_WS(0 x032c, 0 x40000000),
RTW89_DECL_RFK_WC(0 x12b8, 0 x40000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_addck_restore_defs_a);
static const struct rtw89_reg5_def rtw8852a_rfk_addck_reset_defs_b[] = {
RTW89_DECL_RFK_WS(0 x32b8, 0 x40000000),
RTW89_DECL_RFK_WC(0 x032c, 0 x40000000),
RTW89_DECL_RFK_WC(0 x032c, 0 x00400000),
RTW89_DECL_RFK_WS(0 x032c, 0 x00400000),
RTW89_DECL_RFK_WS(0 x030c, 0 x0f000000),
RTW89_DECL_RFK_WC(0 x032c, 0 x00010000),
RTW89_DECL_RFK_WS(0 x32dc, 0 x00000002),
RTW89_DECL_RFK_WM(0 x030c, 0 x0f000000, 0 x00000003),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_addck_reset_defs_b);
static const struct rtw89_reg5_def rtw8852a_rfk_addck_trigger_defs_b[] = {
RTW89_DECL_RFK_WS(0 x32d8, 0 x000000c0),
RTW89_DECL_RFK_WS(0 x32d8, 0 x00000800),
RTW89_DECL_RFK_WC(0 x32d8, 0 x00000800),
RTW89_DECL_RFK_DELAY(1 ),
RTW89_DECL_RFK_WM(0 x32d8, 0 x00000300, 0 x00000001),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_addck_trigger_defs_b);
static const struct rtw89_reg5_def rtw8852a_rfk_addck_restore_defs_b[] = {
RTW89_DECL_RFK_WC(0 x32dc, 0 x00000002),
RTW89_DECL_RFK_WS(0 x032c, 0 x00010000),
RTW89_DECL_RFK_WM(0 x030c, 0 x0f000000, 0 x0000000c),
RTW89_DECL_RFK_WS(0 x032c, 0 x40000000),
RTW89_DECL_RFK_WC(0 x32b8, 0 x40000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_addck_restore_defs_b);
static const struct rtw89_reg5_def rtw8852a_rfk_check_dadc_defs_f_a[] = {
RTW89_DECL_RFK_WC(0 x032c, 0 x40000000),
RTW89_DECL_RFK_WS(0 x030c, 0 x0f000000),
RTW89_DECL_RFK_WM(0 x030c, 0 x0f000000, 0 x00000003),
RTW89_DECL_RFK_WC(0 x032c, 0 x00010000),
RTW89_DECL_RFK_WS(0 x12dc, 0 x00000001),
RTW89_DECL_RFK_WS(0 x12e8, 0 x00000004),
RTW89_DECL_RFK_WRF(0 x0, 0 x8f, 0 x02000, 0 x00001),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_check_dadc_defs_f_a);
static const struct rtw89_reg5_def rtw8852a_rfk_check_dadc_defs_f_b[] = {
RTW89_DECL_RFK_WC(0 x032c, 0 x40000000),
RTW89_DECL_RFK_WS(0 x030c, 0 x0f000000),
RTW89_DECL_RFK_WM(0 x030c, 0 x0f000000, 0 x00000003),
RTW89_DECL_RFK_WC(0 x032c, 0 x00010000),
RTW89_DECL_RFK_WS(0 x32dc, 0 x00000001),
RTW89_DECL_RFK_WS(0 x32e8, 0 x00000004),
RTW89_DECL_RFK_WRF(0 x1, 0 x8f, 0 x02000, 0 x00001),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_check_dadc_defs_f_b);
static const struct rtw89_reg5_def rtw8852a_rfk_check_dadc_defs_r_a[] = {
RTW89_DECL_RFK_WC(0 x12dc, 0 x00000001),
RTW89_DECL_RFK_WC(0 x12e8, 0 x00000004),
RTW89_DECL_RFK_WRF(0 x0, 0 x8f, 0 x02000, 0 x00000),
RTW89_DECL_RFK_WM(0 x032c, 0 x00010000, 0 x00000001),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_check_dadc_defs_r_a);
static const struct rtw89_reg5_def rtw8852a_rfk_check_dadc_defs_r_b[] = {
RTW89_DECL_RFK_WC(0 x32dc, 0 x00000001),
RTW89_DECL_RFK_WC(0 x32e8, 0 x00000004),
RTW89_DECL_RFK_WRF(0 x1, 0 x8f, 0 x02000, 0 x00000),
RTW89_DECL_RFK_WM(0 x032c, 0 x00010000, 0 x00000001),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_check_dadc_defs_r_b);
static const struct rtw89_reg5_def rtw8852a_rfk_dack_defs_f_a[] = {
RTW89_DECL_RFK_WS(0 x5e00, 0 x00000008),
RTW89_DECL_RFK_WC(0 x5e10, 0 x80000000),
RTW89_DECL_RFK_WS(0 x5e50, 0 x00000008),
RTW89_DECL_RFK_WC(0 x5e60, 0 x80000000),
RTW89_DECL_RFK_WS(0 x12a0, 0 x00008000),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00007000, 0 x00000003),
RTW89_DECL_RFK_WS(0 x12b8, 0 x40000000),
RTW89_DECL_RFK_WS(0 x030c, 0 x10000000),
RTW89_DECL_RFK_WC(0 x032c, 0 x80000000),
RTW89_DECL_RFK_WS(0 x12e0, 0 x00010000),
RTW89_DECL_RFK_WS(0 x12e4, 0 x0c000000),
RTW89_DECL_RFK_WM(0 x5e00, 0 x03ff0000, 0 x00000030),
RTW89_DECL_RFK_WM(0 x5e50, 0 x03ff0000, 0 x00000030),
RTW89_DECL_RFK_WC(0 x5e00, 0 x0c000000),
RTW89_DECL_RFK_WC(0 x5e50, 0 x0c000000),
RTW89_DECL_RFK_WC(0 x5e0c, 0 x00000008),
RTW89_DECL_RFK_WC(0 x5e5c, 0 x00000008),
RTW89_DECL_RFK_WS(0 x5e0c, 0 x00000001),
RTW89_DECL_RFK_WS(0 x5e5c, 0 x00000001),
RTW89_DECL_RFK_DELAY(1 ),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dack_defs_f_a);
static const struct rtw89_reg5_def rtw8852a_rfk_dack_defs_m_a[] = {
RTW89_DECL_RFK_WC(0 x12e4, 0 x0c000000),
RTW89_DECL_RFK_WS(0 x5e0c, 0 x00000008),
RTW89_DECL_RFK_WS(0 x5e5c, 0 x00000008),
RTW89_DECL_RFK_DELAY(1 ),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dack_defs_m_a);
static const struct rtw89_reg5_def rtw8852a_rfk_dack_defs_r_a[] = {
RTW89_DECL_RFK_WC(0 x5e0c, 0 x00000001),
RTW89_DECL_RFK_WC(0 x5e5c, 0 x00000001),
RTW89_DECL_RFK_WC(0 x12e0, 0 x00010000),
RTW89_DECL_RFK_WC(0 x12a0, 0 x00008000),
RTW89_DECL_RFK_WS(0 x12a0, 0 x00007000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dack_defs_r_a);
static const struct rtw89_reg5_def rtw8852a_rfk_dack_defs_f_b[] = {
RTW89_DECL_RFK_WS(0 x7e00, 0 x00000008),
RTW89_DECL_RFK_WC(0 x7e10, 0 x80000000),
RTW89_DECL_RFK_WS(0 x7e50, 0 x00000008),
RTW89_DECL_RFK_WC(0 x7e60, 0 x80000000),
RTW89_DECL_RFK_WS(0 x32a0, 0 x00008000),
RTW89_DECL_RFK_WM(0 x32a0, 0 x00007000, 0 x00000003),
RTW89_DECL_RFK_WS(0 x32b8, 0 x40000000),
RTW89_DECL_RFK_WS(0 x030c, 0 x10000000),
RTW89_DECL_RFK_WC(0 x032c, 0 x80000000),
RTW89_DECL_RFK_WS(0 x32e0, 0 x00010000),
RTW89_DECL_RFK_WS(0 x32e4, 0 x0c000000),
RTW89_DECL_RFK_WM(0 x7e00, 0 x03ff0000, 0 x00000030),
RTW89_DECL_RFK_WM(0 x7e50, 0 x03ff0000, 0 x00000030),
RTW89_DECL_RFK_WC(0 x7e00, 0 x0c000000),
RTW89_DECL_RFK_WC(0 x7e50, 0 x0c000000),
RTW89_DECL_RFK_WC(0 x7e0c, 0 x00000008),
RTW89_DECL_RFK_WC(0 x7e5c, 0 x00000008),
RTW89_DECL_RFK_WS(0 x7e0c, 0 x00000001),
RTW89_DECL_RFK_WS(0 x7e5c, 0 x00000001),
RTW89_DECL_RFK_DELAY(1 ),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dack_defs_f_b);
static const struct rtw89_reg5_def rtw8852a_rfk_dack_defs_m_b[] = {
RTW89_DECL_RFK_WC(0 x32e4, 0 x0c000000),
RTW89_DECL_RFK_WM(0 x7e0c, 0 x00000008, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7e5c, 0 x00000008, 0 x00000001),
RTW89_DECL_RFK_DELAY(1 ),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dack_defs_m_b);
static const struct rtw89_reg5_def rtw8852a_rfk_dack_defs_r_b[] = {
RTW89_DECL_RFK_WC(0 x7e0c, 0 x00000001),
RTW89_DECL_RFK_WC(0 x7e5c, 0 x00000001),
RTW89_DECL_RFK_WC(0 x32e0, 0 x00010000),
RTW89_DECL_RFK_WC(0 x32a0, 0 x00008000),
RTW89_DECL_RFK_WS(0 x32a0, 0 x00007000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dack_defs_r_b);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_bb_afe_sf_defs_a[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000101),
RTW89_DECL_RFK_WS(0 x12b8, 0 x40000000),
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x00000013),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x00000041),
RTW89_DECL_RFK_WS(0 x12b8, 0 x10000000),
RTW89_DECL_RFK_WS(0 x58c8, 0 x01000000),
RTW89_DECL_RFK_WS(0 x5864, 0 xc0000000),
RTW89_DECL_RFK_WS(0 x2008, 0 x01ffffff),
RTW89_DECL_RFK_WS(0 x0c1c, 0 x00000004),
RTW89_DECL_RFK_WS(0 x0700, 0 x08000000),
RTW89_DECL_RFK_WS(0 x0c70, 0 x000003ff),
RTW89_DECL_RFK_WS(0 x0c60, 0 x00000003),
RTW89_DECL_RFK_WS(0 x0c6c, 0 x00000001),
RTW89_DECL_RFK_WS(0 x58ac, 0 x08000000),
RTW89_DECL_RFK_WS(0 x0c3c, 0 x00000200),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_bb_afe_sf_defs_a);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_bb_afe_sr_defs_a[] = {
RTW89_DECL_RFK_WS(0 x4490, 0 x80000000),
RTW89_DECL_RFK_WS(0 x12a0, 0 x00007000),
RTW89_DECL_RFK_WS(0 x12a0, 0 x00008000),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00070000, 0 x00000003),
RTW89_DECL_RFK_WS(0 x12a0, 0 x00080000),
RTW89_DECL_RFK_WS(0 x0700, 0 x01000000),
RTW89_DECL_RFK_WM(0 x0700, 0 x06000000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00001111),
RTW89_DECL_RFK_WM(0 x58f0, 0 x00080000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_bb_afe_sr_defs_a);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_bb_afe_sf_defs_b[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000202),
RTW89_DECL_RFK_WS(0 x32b8, 0 x40000000),
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x00000013),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x00000041),
RTW89_DECL_RFK_WS(0 x32b8, 0 x10000000),
RTW89_DECL_RFK_WS(0 x78c8, 0 x01000000),
RTW89_DECL_RFK_WS(0 x7864, 0 xc0000000),
RTW89_DECL_RFK_WS(0 x2008, 0 x01ffffff),
RTW89_DECL_RFK_WS(0 x2c1c, 0 x00000004),
RTW89_DECL_RFK_WS(0 x2700, 0 x08000000),
RTW89_DECL_RFK_WS(0 x0c70, 0 x000003ff),
RTW89_DECL_RFK_WS(0 x0c60, 0 x00000003),
RTW89_DECL_RFK_WS(0 x0c6c, 0 x00000001),
RTW89_DECL_RFK_WS(0 x78ac, 0 x08000000),
RTW89_DECL_RFK_WS(0 x2c3c, 0 x00000200),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_bb_afe_sf_defs_b);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_bb_afe_sr_defs_b[] = {
RTW89_DECL_RFK_WS(0 x6490, 0 x80000000),
RTW89_DECL_RFK_WS(0 x32a0, 0 x00007000),
RTW89_DECL_RFK_WS(0 x32a0, 0 x00008000),
RTW89_DECL_RFK_WM(0 x32a0, 0 x00070000, 0 x00000003),
RTW89_DECL_RFK_WS(0 x32a0, 0 x00080000),
RTW89_DECL_RFK_WS(0 x2700, 0 x01000000),
RTW89_DECL_RFK_WM(0 x2700, 0 x06000000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00002222),
RTW89_DECL_RFK_WM(0 x78f0, 0 x00080000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_bb_afe_sr_defs_b);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_bb_afe_s_defs_ab[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000303),
RTW89_DECL_RFK_WS(0 x12b8, 0 x40000000),
RTW89_DECL_RFK_WS(0 x32b8, 0 x40000000),
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x00000013),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x00000041),
RTW89_DECL_RFK_WS(0 x12b8, 0 x10000000),
RTW89_DECL_RFK_WS(0 x58c8, 0 x01000000),
RTW89_DECL_RFK_WS(0 x78c8, 0 x01000000),
RTW89_DECL_RFK_WS(0 x5864, 0 xc0000000),
RTW89_DECL_RFK_WS(0 x7864, 0 xc0000000),
RTW89_DECL_RFK_WS(0 x2008, 0 x01ffffff),
RTW89_DECL_RFK_WS(0 x0c1c, 0 x00000004),
RTW89_DECL_RFK_WS(0 x0700, 0 x08000000),
RTW89_DECL_RFK_WS(0 x0c70, 0 x000003ff),
RTW89_DECL_RFK_WS(0 x0c60, 0 x00000003),
RTW89_DECL_RFK_WS(0 x0c6c, 0 x00000001),
RTW89_DECL_RFK_WS(0 x58ac, 0 x08000000),
RTW89_DECL_RFK_WS(0 x78ac, 0 x08000000),
RTW89_DECL_RFK_WS(0 x0c3c, 0 x00000200),
RTW89_DECL_RFK_WS(0 x2344, 0 x80000000),
RTW89_DECL_RFK_WS(0 x4490, 0 x80000000),
RTW89_DECL_RFK_WS(0 x12a0, 0 x00007000),
RTW89_DECL_RFK_WS(0 x12a0, 0 x00008000),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00070000, 0 x00000003),
RTW89_DECL_RFK_WS(0 x12a0, 0 x00080000),
RTW89_DECL_RFK_WM(0 x32a0, 0 x00070000, 0 x00000003),
RTW89_DECL_RFK_WS(0 x32a0, 0 x00080000),
RTW89_DECL_RFK_WS(0 x0700, 0 x01000000),
RTW89_DECL_RFK_WM(0 x0700, 0 x06000000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00003333),
RTW89_DECL_RFK_WM(0 x58f0, 0 x00080000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f0, 0 x00080000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_bb_afe_s_defs_ab);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_bb_afe_r_defs_a[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000101),
RTW89_DECL_RFK_WC(0 x12b8, 0 x40000000),
RTW89_DECL_RFK_WC(0 x5864, 0 xc0000000),
RTW89_DECL_RFK_WC(0 x2008, 0 x01ffffff),
RTW89_DECL_RFK_WC(0 x0c1c, 0 x00000004),
RTW89_DECL_RFK_WC(0 x0700, 0 x08000000),
RTW89_DECL_RFK_WM(0 x0c70, 0 x0000001f, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0c70, 0 x000003e0, 0 x00000003),
RTW89_DECL_RFK_WC(0 x12a0, 0 x000ff000),
RTW89_DECL_RFK_WC(0 x0700, 0 x07000000),
RTW89_DECL_RFK_WC(0 x5864, 0 x20000000),
RTW89_DECL_RFK_WC(0 x0c3c, 0 x00000200),
RTW89_DECL_RFK_WC(0 x20fc, 0 xffff0000),
RTW89_DECL_RFK_WC(0 x58c8, 0 x01000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_bb_afe_r_defs_a);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_bb_afe_r_defs_b[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000202),
RTW89_DECL_RFK_WC(0 x32b8, 0 x40000000),
RTW89_DECL_RFK_WC(0 x7864, 0 xc0000000),
RTW89_DECL_RFK_WC(0 x2008, 0 x01ffffff),
RTW89_DECL_RFK_WC(0 x2c1c, 0 x00000004),
RTW89_DECL_RFK_WC(0 x2700, 0 x08000000),
RTW89_DECL_RFK_WM(0 x0c70, 0 x0000001f, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0c70, 0 x000003e0, 0 x00000003),
RTW89_DECL_RFK_WC(0 x32a0, 0 x000ff000),
RTW89_DECL_RFK_WC(0 x2700, 0 x07000000),
RTW89_DECL_RFK_WC(0 x7864, 0 x20000000),
RTW89_DECL_RFK_WC(0 x2c3c, 0 x00000200),
RTW89_DECL_RFK_WC(0 x20fc, 0 xffff0000),
RTW89_DECL_RFK_WC(0 x78c8, 0 x01000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_bb_afe_r_defs_b);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_bb_afe_r_defs_ab[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000303),
RTW89_DECL_RFK_WC(0 x12b8, 0 x40000000),
RTW89_DECL_RFK_WC(0 x32b8, 0 x40000000),
RTW89_DECL_RFK_WC(0 x5864, 0 xc0000000),
RTW89_DECL_RFK_WC(0 x7864, 0 xc0000000),
RTW89_DECL_RFK_WC(0 x2008, 0 x01ffffff),
RTW89_DECL_RFK_WC(0 x0c1c, 0 x00000004),
RTW89_DECL_RFK_WC(0 x0700, 0 x08000000),
RTW89_DECL_RFK_WM(0 x0c70, 0 x0000001f, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0c70, 0 x000003e0, 0 x00000003),
RTW89_DECL_RFK_WC(0 x12a0, 0 x000ff000),
RTW89_DECL_RFK_WC(0 x32a0, 0 x000ff000),
RTW89_DECL_RFK_WC(0 x0700, 0 x07000000),
RTW89_DECL_RFK_WC(0 x5864, 0 x20000000),
RTW89_DECL_RFK_WC(0 x7864, 0 x20000000),
RTW89_DECL_RFK_WC(0 x0c3c, 0 x00000200),
RTW89_DECL_RFK_WC(0 x20fc, 0 xffff0000),
RTW89_DECL_RFK_WC(0 x58c8, 0 x01000000),
RTW89_DECL_RFK_WC(0 x78c8, 0 x01000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_bb_afe_r_defs_ab);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_lbk_rxiqk_defs_f[] = {
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x0000000f),
RTW89_DECL_RFK_DELAY(1 ),
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x0000a001),
RTW89_DECL_RFK_DELAY(1 ),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x0000a041),
RTW89_DECL_RFK_WS(0 x8074, 0 x80000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_lbk_rxiqk_defs_f);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_lbk_rxiqk_defs_r[] = {
RTW89_DECL_RFK_WC(0 x8074, 0 x80000000),
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x0000001f),
RTW89_DECL_RFK_DELAY(1 ),
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x00000013),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x00000001),
RTW89_DECL_RFK_DELAY(1 ),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x00000041),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000303),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00003333),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_lbk_rxiqk_defs_r);
static const struct rtw89_reg5_def rtw8852a_rfk_dpk_pas_read_defs[] = {
RTW89_DECL_RFK_WM(0 x80d4, 0 x00ff0000, 0 x00000006),
RTW89_DECL_RFK_WC(0 x80bc, 0 x00004000),
RTW89_DECL_RFK_WM(0 x80c0, 0 x00ff0000, 0 x00000008),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_dpk_pas_read_defs);
static const struct rtw89_reg5_def rtw8852a_rfk_iqk_set_defs_nondbcc_path01[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000303),
RTW89_DECL_RFK_WM(0 x5864, 0 x18000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x7864, 0 x18000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x12b8, 0 x40000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x32b8, 0 x40000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x00000013),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x12b8, 0 x10000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x58c8, 0 x01000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x78c8, 0 x01000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5864, 0 xc0000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x7864, 0 xc0000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x2008, 0 x01ffffff, 0 x01ffffff),
RTW89_DECL_RFK_WM(0 x0c1c, 0 x00000004, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0700, 0 x08000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0c70, 0 x000003ff, 0 x000003ff),
RTW89_DECL_RFK_WM(0 x0c60, 0 x00000003, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0c6c, 0 x00000001, 0 x00000001),
RTW89_DECL_RFK_WM(0 x58ac, 0 x08000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x78ac, 0 x08000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0c3c, 0 x00000200, 0 x00000001),
RTW89_DECL_RFK_WM(0 x2344, 0 x80000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x4490, 0 x80000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00007000, 0 x00000007),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00008000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00070000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00080000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x32a0, 0 x00070000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x32a0, 0 x00080000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0700, 0 x01000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0700, 0 x06000000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00003333),
RTW89_DECL_RFK_WM(0 x58f0, 0 x00080000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78f0, 0 x00080000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_iqk_set_defs_nondbcc_path01);
static const struct rtw89_reg5_def rtw8852a_rfk_iqk_set_defs_dbcc_path0[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000101),
RTW89_DECL_RFK_WM(0 x5864, 0 x18000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x7864, 0 x18000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x12b8, 0 x40000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x00000013),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x12b8, 0 x10000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x58c8, 0 x01000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x5864, 0 xc0000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x2008, 0 x01ffffff, 0 x01ffffff),
RTW89_DECL_RFK_WM(0 x0c1c, 0 x00000004, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0700, 0 x08000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0c70, 0 x000003ff, 0 x000003ff),
RTW89_DECL_RFK_WM(0 x0c60, 0 x00000003, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0c6c, 0 x00000001, 0 x00000001),
RTW89_DECL_RFK_WM(0 x58ac, 0 x08000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0c3c, 0 x00000200, 0 x00000001),
RTW89_DECL_RFK_WM(0 x2320, 0 x00000001, 0 x00000001),
RTW89_DECL_RFK_WM(0 x4490, 0 x80000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00007000, 0 x00000007),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00008000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00070000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x12a0, 0 x00080000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0700, 0 x01000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0700, 0 x06000000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00001111),
RTW89_DECL_RFK_WM(0 x58f0, 0 x00080000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_iqk_set_defs_dbcc_path0);
static const struct rtw89_reg5_def rtw8852a_rfk_iqk_set_defs_dbcc_path1[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000202),
RTW89_DECL_RFK_WM(0 x7864, 0 x18000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x32b8, 0 x40000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x030c, 0 xff000000, 0 x00000013),
RTW89_DECL_RFK_WM(0 x032c, 0 xffff0000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x32b8, 0 x10000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x78c8, 0 x01000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x7864, 0 xc0000000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x2008, 0 x01ffffff, 0 x01ffffff),
RTW89_DECL_RFK_WM(0 x2c1c, 0 x00000004, 0 x00000001),
RTW89_DECL_RFK_WM(0 x2700, 0 x08000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x0c70, 0 x000003ff, 0 x000003ff),
RTW89_DECL_RFK_WM(0 x0c60, 0 x00000003, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0c6c, 0 x00000001, 0 x00000001),
RTW89_DECL_RFK_WM(0 x78ac, 0 x08000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x2c3c, 0 x00000200, 0 x00000001),
RTW89_DECL_RFK_WM(0 x6490, 0 x80000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x32a0, 0 x00007000, 0 x00000007),
RTW89_DECL_RFK_WM(0 x32a0, 0 x00008000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x32a0, 0 x00070000, 0 x00000003),
RTW89_DECL_RFK_WM(0 x32a0, 0 x00080000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x2700, 0 x01000000, 0 x00000001),
RTW89_DECL_RFK_WM(0 x2700, 0 x06000000, 0 x00000002),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00002222),
RTW89_DECL_RFK_WM(0 x78f0, 0 x00080000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_iqk_set_defs_dbcc_path1);
static const struct rtw89_reg5_def rtw8852a_rfk_iqk_restore_defs_nondbcc_path01[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000303),
RTW89_DECL_RFK_WM(0 x12b8, 0 x40000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x32b8, 0 x40000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5864, 0 xc0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7864, 0 xc0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x2008, 0 x01ffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0c1c, 0 x00000004, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0700, 0 x08000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0c70, 0 x0000001f, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0c70, 0 x000003e0, 0 x00000003),
RTW89_DECL_RFK_WM(0 x12a0, 0 x000ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x32a0, 0 x000ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0700, 0 x07000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5864, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7864, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0c3c, 0 x00000200, 0 x00000000),
RTW89_DECL_RFK_WM(0 x2320, 0 x00000001, 0 x00000000),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58c8, 0 x01000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78c8, 0 x01000000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_iqk_restore_defs_nondbcc_path01);
static const struct rtw89_reg5_def rtw8852a_rfk_iqk_restore_defs_dbcc_path0[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000101),
RTW89_DECL_RFK_WM(0 x12b8, 0 x40000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5864, 0 xc0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x2008, 0 x01ffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0c1c, 0 x00000004, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0700, 0 x08000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0c70, 0 x0000001f, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0c70, 0 x000003e0, 0 x00000003),
RTW89_DECL_RFK_WM(0 x12a0, 0 x000ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0700, 0 x07000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x5864, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0c3c, 0 x00000200, 0 x00000000),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x58c8, 0 x01000000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_iqk_restore_defs_dbcc_path0);
static const struct rtw89_reg5_def rtw8852a_rfk_iqk_restore_defs_dbcc_path1[] = {
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000202),
RTW89_DECL_RFK_WM(0 x32b8, 0 x40000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7864, 0 xc0000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x2008, 0 x01ffffff, 0 x00000000),
RTW89_DECL_RFK_WM(0 x2c1c, 0 x00000004, 0 x00000000),
RTW89_DECL_RFK_WM(0 x2700, 0 x08000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x0c70, 0 x0000001f, 0 x00000003),
RTW89_DECL_RFK_WM(0 x0c70, 0 x000003e0, 0 x00000003),
RTW89_DECL_RFK_WM(0 x32a0, 0 x000ff000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x2700, 0 x07000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x7864, 0 x20000000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x2c3c, 0 x00000200, 0 x00000000),
RTW89_DECL_RFK_WM(0 x20fc, 0 xffff0000, 0 x00000000),
RTW89_DECL_RFK_WM(0 x78c8, 0 x01000000, 0 x00000000),
};
RTW89_DECLARE_RFK_TBL(rtw8852a_rfk_iqk_restore_defs_dbcc_path1);
Messung V0.5 in Prozent C=99 H=96 G=97
¤ Dauer der Verarbeitung: 0.20 Sekunden
(vorverarbeitet am 2026-06-07)
¤
*© Formatika GbR, Deutschland