/* SPDX-License-Identifier: ISC */
/* Copyright (C) 2020 MediaTek Inc.
*
* Author: Sean Wang <sean.wang@mediatek.com>
*/
#ifndef __MT76S_H
#define __MT76S_H
#define MT_PSE_PAGE_SZ 128
#define MCR_WCIR 0 x0000
#define MCR_WHLPCR 0 x0004
#define WHLPCR_FW_OWN_REQ_CLR BIT(9 )
#define WHLPCR_FW_OWN_REQ_SET BIT(8 )
#define WHLPCR_IS_DRIVER_OWN BIT(8 )
#define WHLPCR_INT_EN_CLR BIT(1 )
#define WHLPCR_INT_EN_SET BIT(0 )
#define MCR_WSDIOCSR 0 x0008
#define MCR_WHCR 0 x000C
#define W_INT_CLR_CTRL BIT(1 )
#define RECV_MAILBOX_RD_CLR_EN BIT(2 )
#define WF_SYS_RSTB BIT(4 ) /* supported in CONNAC2 */
#define WF_WHOLE_PATH_RSTB BIT(5 ) /* supported in CONNAC2 */
#define WF_SDIO_WF_PATH_RSTB BIT(6 ) /* supported in CONNAC2 */
#define MAX_HIF_RX_LEN_NUM GENMASK(13 , 8 )
#define MAX_HIF_RX_LEN_NUM_CONNAC2 GENMASK(14 , 8 ) /* supported in CONNAC2 */
#define WF_RST_DONE BIT(15 ) /* supported in CONNAC2 */
#define RX_ENHANCE_MODE BIT(16 )
#define MCR_WHISR 0 x0010
#define MCR_WHIER 0 x0014
#define WHIER_D2H_SW_INT GENMASK(31 , 8 )
#define WHIER_FW_OWN_BACK_INT_EN BIT(7 )
#define WHIER_ABNORMAL_INT_EN BIT(6 )
#define WHIER_WDT_INT_EN BIT(5 ) /* supported in CONNAC2 */
#define WHIER_RX1_DONE_INT_EN BIT(2 )
#define WHIER_RX0_DONE_INT_EN BIT(1 )
#define WHIER_TX_DONE_INT_EN BIT(0 )
#define WHIER_DEFAULT (WHIER_RX0_DONE_INT_EN | \
WHIER_RX1_DONE_INT_EN | \
WHIER_TX_DONE_INT_EN | \
WHIER_ABNORMAL_INT_EN | \
WHIER_D2H_SW_INT)
#define MCR_WASR 0 x0020
#define MCR_WSICR 0 x0024
#define MCR_WTSR0 0 x0028
#define TQ0_CNT GENMASK(7 , 0 )
#define TQ1_CNT GENMASK(15 , 8 )
#define TQ2_CNT GENMASK(23 , 16 )
#define TQ3_CNT GENMASK(31 , 24 )
#define MCR_WTSR1 0 x002c
#define TQ4_CNT GENMASK(7 , 0 )
#define TQ5_CNT GENMASK(15 , 8 )
#define TQ6_CNT GENMASK(23 , 16 )
#define TQ7_CNT GENMASK(31 , 24 )
#define MCR_WTDR1 0 x0034
#define MCR_WRDR0 0 x0050
#define MCR_WRDR1 0 x0054
#define MCR_WRDR(p) (0 x0050 + 4 * (p))
#define MCR_H2DSM0R 0 x0070
#define H2D_SW_INT_READ BIT(16 )
#define H2D_SW_INT_WRITE BIT(17 )
#define H2D_SW_INT_CLEAR_MAILBOX_ACK BIT(22 )
#define MCR_H2DSM1R 0 x0074
#define MCR_D2HRM0R 0 x0078
#define MCR_D2HRM1R 0 x007c
#define MCR_D2HRM2R 0 x0080
#define MCR_WRPLR 0 x0090
#define RX0_PACKET_LENGTH GENMASK(15 , 0 )
#define RX1_PACKET_LENGTH GENMASK(31 , 16 )
#define MCR_WTMDR 0 x00b0
#define MCR_WTMCR 0 x00b4
#define MCR_WTMDPCR0 0 x00b8
#define MCR_WTMDPCR1 0 x00bc
#define MCR_WPLRCR 0 x00d4
#define MCR_WSR 0 x00D8
#define MCR_CLKIOCR 0 x0100
#define MCR_CMDIOCR 0 x0104
#define MCR_DAT0IOCR 0 x0108
#define MCR_DAT1IOCR 0 x010C
#define MCR_DAT2IOCR 0 x0110
#define MCR_DAT3IOCR 0 x0114
#define MCR_CLKDLYCR 0 x0118
#define MCR_CMDDLYCR 0 x011C
#define MCR_ODATDLYCR 0 x0120
#define MCR_IDATDLYCR1 0 x0124
#define MCR_IDATDLYCR2 0 x0128
#define MCR_ILCHCR 0 x012C
#define MCR_WTQCR0 0 x0130
#define MCR_WTQCR1 0 x0134
#define MCR_WTQCR2 0 x0138
#define MCR_WTQCR3 0 x013C
#define MCR_WTQCR4 0 x0140
#define MCR_WTQCR5 0 x0144
#define MCR_WTQCR6 0 x0148
#define MCR_WTQCR7 0 x014C
#define MCR_WTQCR(x) (0 x130 + 4 * (x))
#define TXQ_CNT_L GENMASK(15 , 0 )
#define TXQ_CNT_H GENMASK(31 , 16 )
#define MCR_SWPCDBGR 0 x0154
#define MCR_H2DSM2R 0 x0160 /* supported in CONNAC2 */
#define MCR_H2DSM3R 0 x0164 /* supported in CONNAC2 */
#define MCR_D2HRM3R 0 x0174 /* supported in CONNAC2 */
#define D2HRM3R_IS_DRIVER_OWN BIT(0 )
#define MCR_WTQCR8 0 x0190 /* supported in CONNAC2 */
#define MCR_WTQCR9 0 x0194 /* supported in CONNAC2 */
#define MCR_WTQCR10 0 x0198 /* supported in CONNAC2 */
#define MCR_WTQCR11 0 x019C /* supported in CONNAC2 */
#define MCR_WTQCR12 0 x01A0 /* supported in CONNAC2 */
#define MCR_WTQCR13 0 x01A4 /* supported in CONNAC2 */
#define MCR_WTQCR14 0 x01A8 /* supported in CONNAC2 */
#define MCR_WTQCR15 0 x01AC /* supported in CONNAC2 */
enum mt76_connac_sdio_ver {
MT76_CONNAC_SDIO,
MT76_CONNAC2_SDIO,
};
struct mt76s_intr {
u32 isr;
u32 *rec_mb;
struct {
u32 *wtqcr;
} tx;
struct {
u16 *len[2 ];
u16 *num;
} rx;
};
#endif
Messung V0.5 in Prozent C=97 H=93 G=94
¤ Dauer der Verarbeitung: 0.10 Sekunden
(vorverarbeitet am 2026-06-07)
¤
*© Formatika GbR, Deutschland