/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
* include / linux / atmel_pdc . h
*
* Copyright ( C ) 2005 Ivan Kokshaysky
* Copyright ( C ) SAN People
*
* Peripheral Data Controller ( PDC ) registers .
* Based on AT91RM9200 datasheet revision E .
*/
#ifndef ATMEL_PDC_H
#define ATMEL_PDC_H
#define ATMEL_PDC_RPR 0 x100 /* Receive Pointer Register */
#define ATMEL_PDC_RCR 0 x104 /* Receive Counter Register */
#define ATMEL_PDC_TPR 0 x108 /* Transmit Pointer Register */
#define ATMEL_PDC_TCR 0 x10c /* Transmit Counter Register */
#define ATMEL_PDC_RNPR 0 x110 /* Receive Next Pointer Register */
#define ATMEL_PDC_RNCR 0 x114 /* Receive Next Counter Register */
#define ATMEL_PDC_TNPR 0 x118 /* Transmit Next Pointer Register */
#define ATMEL_PDC_TNCR 0 x11c /* Transmit Next Counter Register */
#define ATMEL_PDC_PTCR 0 x120 /* Transfer Control Register */
#define ATMEL_PDC_RXTEN (1 << 0 ) /* Receiver Transfer Enable */
#define ATMEL_PDC_RXTDIS (1 << 1 ) /* Receiver Transfer Disable */
#define ATMEL_PDC_TXTEN (1 << 8 ) /* Transmitter Transfer Enable */
#define ATMEL_PDC_TXTDIS (1 << 9 ) /* Transmitter Transfer Disable */
#define ATMEL_PDC_PTSR 0 x124 /* Transfer Status Register */
#define ATMEL_PDC_SCND_BUF_OFF 0 x10 /* Offset between first and second buffer registers */
#endif
Messung V0.5 in Prozent C=83 H=100 G=91
¤ Dauer der Verarbeitung: 0.13 Sekunden
(vorverarbeitet am 2026-09-28)
¤
*© Formatika GbR, Deutschland