/* SPDX-License-Identifier: GPL-2.0-only OR MIT */
/*
* Device Tree constants for the Texas Instruments DP83869 PHY
*
* Author : Dan Murphy < dmurphy @ ti . com >
*
* Copyright ( C ) 2015 - 2024 Texas Instruments Incorporated - https : //www.ti.com/
*/
#ifndef _DT_BINDINGS_TI_DP83869_H
#define _DT_BINDINGS_TI_DP83869_H
/* PHY CTRL bits */
#define DP83869_PHYCR_FIFO_DEPTH_3_B_NIB 0 x00
#define DP83869_PHYCR_FIFO_DEPTH_4_B_NIB 0 x01
#define DP83869_PHYCR_FIFO_DEPTH_6_B_NIB 0 x02
#define DP83869_PHYCR_FIFO_DEPTH_8_B_NIB 0 x03
/* IO_MUX_CFG - Clock output selection */
#define DP83869_CLK_O_SEL_CHN_A_RCLK 0 x0
#define DP83869_CLK_O_SEL_CHN_B_RCLK 0 x1
#define DP83869_CLK_O_SEL_CHN_C_RCLK 0 x2
#define DP83869_CLK_O_SEL_CHN_D_RCLK 0 x3
#define DP83869_CLK_O_SEL_CHN_A_RCLK_DIV5 0 x4
#define DP83869_CLK_O_SEL_CHN_B_RCLK_DIV5 0 x5
#define DP83869_CLK_O_SEL_CHN_C_RCLK_DIV5 0 x6
#define DP83869_CLK_O_SEL_CHN_D_RCLK_DIV5 0 x7
#define DP83869_CLK_O_SEL_CHN_A_TCLK 0 x8
#define DP83869_CLK_O_SEL_CHN_B_TCLK 0 x9
#define DP83869_CLK_O_SEL_CHN_C_TCLK 0 xa
#define DP83869_CLK_O_SEL_CHN_D_TCLK 0 xb
#define DP83869_CLK_O_SEL_REF_CLK 0 xc
#define DP83869_RGMII_COPPER_ETHERNET 0 x00
#define DP83869_RGMII_1000_BASE 0 x01
#define DP83869_RGMII_100_BASE 0 x02
#define DP83869_RGMII_SGMII_BRIDGE 0 x03
#define DP83869_1000M_MEDIA_CONVERT 0 x04
#define DP83869_100M_MEDIA_CONVERT 0 x05
#define DP83869_SGMII_COPPER_ETHERNET 0 x06
#endif
Messung V0.5 in Prozent C=92 H=100 G=95
¤ Dauer der Verarbeitung: 0.11 Sekunden
(vorverarbeitet am 2026-09-28)
¤
*© Formatika GbR, Deutschland