/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright(c) 2021-2022 Intel Corporation
*
* Authors: Cezary Rojewski <cezary.rojewski@intel.com>
* Amadeusz Slawinski <amadeuszx.slawinski@linux.intel.com>
*/
#ifndef __SOUND_SOC_INTEL_AVS_MSGS_H
#define __SOUND_SOC_INTEL_AVS_MSGS_H
#include <linux/sizes.h>
struct avs_dev;
#define AVS_MAILBOX_SIZE SZ_4K
enum avs_msg_target {
AVS_FW_GEN_MSG = 0 ,
AVS_MOD_MSG = 1
};
enum avs_msg_direction {
AVS_MSG_REQUEST = 0 ,
AVS_MSG_REPLY = 1
};
enum avs_global_msg_type {
AVS_GLB_ROM_CONTROL = 1 ,
AVS_GLB_LOAD_MULTIPLE_MODULES = 15 ,
AVS_GLB_UNLOAD_MULTIPLE_MODULES = 16 ,
AVS_GLB_CREATE_PIPELINE = 17 ,
AVS_GLB_DELETE_PIPELINE = 18 ,
AVS_GLB_SET_PIPELINE_STATE = 19 ,
AVS_GLB_GET_PIPELINE_STATE = 20 ,
AVS_GLB_LOAD_LIBRARY = 24 ,
AVS_GLB_NOTIFICATION = 27 ,
};
union avs_global_msg {
u64 val;
struct {
union {
u32 primary;
struct {
u32 rsvd:24 ;
u32 global_msg_type:5 ;
u32 msg_direction:1 ;
u32 msg_target:1 ;
};
/* set boot config */
struct {
u32 rom_ctrl_msg_type:9 ;
u32 dma_id:5 ;
u32 purge_request:1 ;
} boot_cfg;
/* module loading */
struct {
u32 mod_cnt:8 ;
} load_multi_mods;
/* pipeline management */
struct {
u32 ppl_mem_size:11 ;
u32 ppl_priority:5 ;
u32 instance_id:8 ;
} create_ppl;
struct {
u32 rsvd:16 ;
u32 instance_id:8 ;
} ppl; /* generic ppl request */
struct {
u32 state:16 ;
u32 ppl_id:8 ;
} set_ppl_state;
struct {
u32 ppl_id:8 ;
} get_ppl_state;
/* library loading */
struct {
u32 dma_id:5 ;
u32 rsvd:11 ;
u32 lib_id:4 ;
} load_lib;
};
union {
u32 val;
/* pipeline management */
struct {
u32 lp:1 ; /* low power flag */
u32 rsvd:3 ;
u32 attributes:16 ; /* additional scheduling flags */
} create_ppl;
} ext;
};
} __packed;
static_assert(sizeof (union avs_global_msg) == 8 );
struct avs_tlv {
u32 type;
u32 length;
u32 value[];
} __packed;
static_assert(sizeof (struct avs_tlv) == 8 );
#define avs_tlv_size(tlv) struct_size(tlv, value, (tlv)->length / 4 )
enum avs_module_msg_type {
AVS_MOD_INIT_INSTANCE = 0 ,
AVS_MOD_LARGE_CONFIG_GET = 3 ,
AVS_MOD_LARGE_CONFIG_SET = 4 ,
AVS_MOD_BIND = 5 ,
AVS_MOD_UNBIND = 6 ,
AVS_MOD_SET_DX = 7 ,
AVS_MOD_SET_D0IX = 8 ,
AVS_MOD_DELETE_INSTANCE = 11 ,
};
union avs_module_msg {
u64 val;
struct {
union {
u32 primary;
struct {
u32 module_id:16 ;
u32 instance_id:8 ;
u32 module_msg_type:5 ;
u32 msg_direction:1 ;
u32 msg_target:1 ;
};
};
union {
u32 val;
struct {
u32 param_block_size:16 ;
u32 ppl_instance_id:8 ;
u32 core_id:4 ;
u32 proc_domain:1 ;
} init_instance;
struct {
u32 data_off_size:20 ;
u32 large_param_id:8 ;
u32 final_block:1 ;
u32 init_block:1 ;
} large_config;
struct {
u32 dst_module_id:16 ;
u32 dst_instance_id:8 ;
u32 dst_queue:3 ;
u32 src_queue:3 ;
} bind_unbind;
struct {
/* pre-IceLake */
u32 wake:1 ;
u32 streaming:1 ;
/* IceLake and onwards */
u32 prevent_pg:1 ;
u32 prevent_local_cg:1 ;
} set_d0ix;
} ext;
};
} __packed;
static_assert(sizeof (union avs_module_msg) == 8 );
#define AVS_IPC_NOT_SUPPORTED 15
union avs_reply_msg {
u64 val;
struct {
union {
u32 primary;
struct {
u32 status:24 ;
u32 global_msg_type:5 ;
u32 msg_direction:1 ;
u32 msg_target:1 ;
};
};
union {
u32 val;
/* module loading */
struct {
u32 err_mod_id:16 ;
} load_multi_mods;
/* pipeline management */
struct {
u32 state:5 ;
} get_ppl_state;
/* module management */
struct {
u32 data_off_size:20 ;
u32 large_param_id:8 ;
u32 final_block:1 ;
u32 init_block:1 ;
} large_config;
} ext;
};
} __packed;
static_assert(sizeof (union avs_reply_msg) == 8 );
enum avs_notify_msg_type {
AVS_NOTIFY_PHRASE_DETECTED = 4 ,
AVS_NOTIFY_RESOURCE_EVENT = 5 ,
AVS_NOTIFY_LOG_BUFFER_STATUS = 6 ,
AVS_NOTIFY_FW_READY = 8 ,
AVS_NOTIFY_EXCEPTION_CAUGHT = 10 ,
AVS_NOTIFY_MODULE_EVENT = 12 ,
};
union avs_notify_msg {
u64 val;
struct {
union {
u32 primary;
struct {
u32 rsvd:16 ;
u32 notify_msg_type:8 ;
u32 global_msg_type:5 ;
u32 msg_direction:1 ;
u32 msg_target:1 ;
};
struct {
u16 rsvd:12 ;
u16 core:4 ;
} log;
};
union {
u32 val;
struct {
u32 core_id:2 ;
u32 stack_dump_size:16 ;
} coredump;
} ext;
};
} __packed;
static_assert(sizeof (union avs_notify_msg) == 8 );
#define AVS_MSG(hdr) { .val = hdr }
#define AVS_GLOBAL_REQUEST(msg_type) \
{ \
.global_msg_type = AVS_GLB_## msg_type, \
.msg_direction = AVS_MSG_REQUEST, \
.msg_target = AVS_FW_GEN_MSG, \
}
#define AVS_MODULE_REQUEST(msg_type) \
{ \
.module_msg_type = AVS_MOD_## msg_type, \
.msg_direction = AVS_MSG_REQUEST, \
.msg_target = AVS_MOD_MSG, \
}
#define AVS_NOTIFICATION(msg_type) \
{ \
.notify_msg_type = AVS_NOTIFY_## msg_type,\
.global_msg_type = AVS_GLB_NOTIFICATION,\
.msg_direction = AVS_MSG_REPLY, \
.msg_target = AVS_FW_GEN_MSG, \
}
#define avs_msg_is_reply(hdr) \
({ \
union avs_reply_msg __msg = AVS_MSG(hdr); \
__msg.msg_direction == AVS_MSG_REPLY && \
__msg.global_msg_type != AVS_GLB_NOTIFICATION; \
})
/* Notification types */
struct avs_notify_voice_data {
u16 kpd_score;
u16 reserved;
} __packed;
static_assert(sizeof (struct avs_notify_voice_data) == 4 );
struct avs_notify_res_data {
u32 resource_type;
u32 resource_id;
u32 event_type;
u32 reserved;
u32 data[6 ];
} __packed;
static_assert(sizeof (struct avs_notify_res_data) == 40 );
struct avs_notify_mod_data {
u32 module_instance_id;
u32 event_id;
u32 data_size;
u32 data[];
} __packed;
static_assert(sizeof (struct avs_notify_mod_data) == 12 );
/* ROM messages */
enum avs_rom_control_msg_type {
AVS_ROM_SET_BOOT_CONFIG = 0 ,
};
int avs_ipc_set_boot_config(struct avs_dev *adev, u32 dma_id, u32 purge);
/* Code loading messages */
int avs_ipc_load_modules(struct avs_dev *adev, u16 *mod_ids, u32 num_mod_ids);
int avs_ipc_unload_modules(struct avs_dev *adev, u16 *mod_ids, u32 num_mod_ids);
int avs_ipc_load_library(struct avs_dev *adev, u32 dma_id, u32 lib_id);
/* Pipeline management messages */
enum avs_pipeline_state {
AVS_PPL_STATE_INVALID,
AVS_PPL_STATE_UNINITIALIZED,
AVS_PPL_STATE_RESET,
AVS_PPL_STATE_PAUSED,
AVS_PPL_STATE_RUNNING,
};
int avs_ipc_create_pipeline(struct avs_dev *adev, u16 req_size, u8 priority,
u8 instance_id, bool lp, u16 attributes);
int avs_ipc_delete_pipeline(struct avs_dev *adev, u8 instance_id);
int avs_ipc_set_pipeline_state(struct avs_dev *adev, u8 instance_id,
enum avs_pipeline_state state);
int avs_ipc_get_pipeline_state(struct avs_dev *adev, u8 instance_id,
enum avs_pipeline_state *state);
/* Module management messages */
int avs_ipc_init_instance(struct avs_dev *adev, u16 module_id, u8 instance_id,
u8 ppl_id, u8 core_id, u8 domain,
void *param, u32 param_size);
int avs_ipc_delete_instance(struct avs_dev *adev, u16 module_id, u8 instance_id);
int avs_ipc_bind(struct avs_dev *adev, u16 module_id, u8 instance_id,
u16 dst_module_id, u8 dst_instance_id,
u8 dst_queue, u8 src_queue);
int avs_ipc_unbind(struct avs_dev *adev, u16 module_id, u8 instance_id,
u16 dst_module_id, u8 dst_instance_id,
u8 dst_queue, u8 src_queue);
int avs_ipc_set_large_config(struct avs_dev *adev, u16 module_id,
u8 instance_id, u8 param_id,
u8 *request, size_t request_size);
int avs_ipc_get_large_config(struct avs_dev *adev, u16 module_id, u8 instance_id,
u8 param_id, u8 *request_data, size_t request_size,
u8 **reply_data, size_t *reply_size);
/* DSP cores and domains power management messages */
struct avs_dxstate_info {
u32 core_mask; /* which cores are subject for power transition */
u32 dx_mask; /* bit[n]=1 core n goes to D0, bit[n]=0 it goes to D3 */
} __packed;
static_assert(sizeof (struct avs_dxstate_info) == 8 );
int avs_ipc_set_dx(struct avs_dev *adev, u32 core_mask, bool powerup);
int avs_ipc_set_d0ix(struct avs_dev *adev, bool enable_pg, bool streaming);
/* Base-firmware runtime parameters */
#define AVS_BASEFW_MOD_ID 0
#define AVS_BASEFW_INST_ID 0
enum avs_basefw_runtime_param {
AVS_BASEFW_ENABLE_LOGS = 6 ,
AVS_BASEFW_FIRMWARE_CONFIG = 7 ,
AVS_BASEFW_HARDWARE_CONFIG = 8 ,
AVS_BASEFW_MODULES_INFO = 9 ,
AVS_BASEFW_LIBRARIES_INFO = 16 ,
AVS_BASEFW_SYSTEM_TIME = 20 ,
};
enum avs_log_enable {
AVS_LOG_DISABLE = 0 ,
AVS_LOG_ENABLE = 1
};
enum avs_skl_log_priority {
AVS_SKL_LOG_CRITICAL = 1 ,
AVS_SKL_LOG_HIGH,
AVS_SKL_LOG_MEDIUM,
AVS_SKL_LOG_LOW,
AVS_SKL_LOG_VERBOSE,
};
struct avs_skl_log_state {
u32 enable;
u32 min_priority;
} __packed;
static_assert(sizeof (struct avs_skl_log_state) == 8 );
struct avs_skl_log_state_info {
u32 core_mask;
struct avs_skl_log_state logs_core[];
} __packed;
static_assert(sizeof (struct avs_skl_log_state_info) == 4 );
struct avs_apl_log_state_info {
u32 aging_timer_period;
u32 fifo_full_timer_period;
u32 core_mask;
struct avs_skl_log_state logs_core[];
} __packed;
static_assert(sizeof (struct avs_apl_log_state_info) == 12 );
enum avs_icl_log_priority {
AVS_ICL_LOG_CRITICAL = 0 ,
AVS_ICL_LOG_HIGH,
AVS_ICL_LOG_MEDIUM,
AVS_ICL_LOG_LOW,
AVS_ICL_LOG_VERBOSE,
};
enum avs_icl_log_source {
AVS_ICL_LOG_INFRA = 0 ,
AVS_ICL_LOG_HAL,
AVS_ICL_LOG_MODULE,
AVS_ICL_LOG_AUDIO,
AVS_ICL_LOG_SENSING,
AVS_ICL_LOG_ULP_INFRA,
};
struct avs_icl_log_state_info {
u32 aging_timer_period;
u32 fifo_full_timer_period;
u32 enable;
u32 logs_priorities_mask[];
} __packed;
static_assert(sizeof (struct avs_icl_log_state_info) == 12 );
int avs_ipc_set_enable_logs(struct avs_dev *adev, u8 *log_info, size_t size);
struct avs_fw_version {
u16 major;
u16 minor;
u16 hotfix;
u16 build;
};
enum avs_fw_cfg_params {
AVS_FW_CFG_FW_VERSION = 0 ,
AVS_FW_CFG_MEMORY_RECLAIMED,
AVS_FW_CFG_SLOW_CLOCK_FREQ_HZ,
AVS_FW_CFG_FAST_CLOCK_FREQ_HZ,
AVS_FW_CFG_DMA_BUFFER_CONFIG,
AVS_FW_CFG_ALH_SUPPORT_LEVEL,
AVS_FW_CFG_IPC_DL_MAILBOX_BYTES,
AVS_FW_CFG_IPC_UL_MAILBOX_BYTES,
AVS_FW_CFG_TRACE_LOG_BYTES,
AVS_FW_CFG_MAX_PPL_COUNT,
AVS_FW_CFG_MAX_ASTATE_COUNT,
AVS_FW_CFG_MAX_MODULE_PIN_COUNT,
AVS_FW_CFG_MODULES_COUNT,
AVS_FW_CFG_MAX_MOD_INST_COUNT,
AVS_FW_CFG_MAX_LL_TASKS_PER_PRI_COUNT,
AVS_FW_CFG_LL_PRI_COUNT,
AVS_FW_CFG_MAX_DP_TASKS_COUNT,
AVS_FW_CFG_MAX_LIBS_COUNT,
AVS_FW_CFG_SCHEDULER_CONFIG,
AVS_FW_CFG_XTAL_FREQ_HZ,
AVS_FW_CFG_CLOCKS_CONFIG,
AVS_FW_CFG_RESERVED,
AVS_FW_CFG_POWER_GATING_POLICY,
AVS_FW_CFG_ASSERT_MODE,
AVS_FW_CFG_RESERVED2,
AVS_FW_CFG_BUS_HARDWARE_ID,
};
struct avs_fw_cfg {
struct avs_fw_version fw_version;
u32 memory_reclaimed;
u32 slow_clock_freq_hz;
u32 fast_clock_freq_hz;
u32 alh_support;
u32 ipc_dl_mailbox_bytes;
u32 ipc_ul_mailbox_bytes;
u32 trace_log_bytes;
u32 max_ppl_count;
u32 max_astate_count;
u32 max_module_pin_count;
u32 modules_count;
u32 max_mod_inst_count;
u32 max_ll_tasks_per_pri_count;
u32 ll_pri_count;
u32 max_dp_tasks_count;
u32 max_libs_count;
u32 xtal_freq_hz;
u32 power_gating_policy;
};
struct avs_bus_hwid {
u32 device;
u32 subsystem;
u8 revision;
};
int avs_ipc_get_fw_config(struct avs_dev *adev, struct avs_fw_cfg *cfg);
int avs_ipc_set_fw_config(struct avs_dev *adev, size_t num_tlvs, ...);
enum avs_hw_cfg_params {
AVS_HW_CFG_AVS_VER,
AVS_HW_CFG_DSP_CORES,
AVS_HW_CFG_MEM_PAGE_BYTES,
AVS_HW_CFG_TOTAL_PHYS_MEM_PAGES,
AVS_HW_CFG_I2S_CAPS,
AVS_HW_CFG_GPDMA_CAPS,
AVS_HW_CFG_GATEWAY_COUNT,
AVS_HW_CFG_HP_EBB_COUNT,
AVS_HW_CFG_LP_EBB_COUNT,
AVS_HW_CFG_EBB_SIZE_BYTES,
};
enum avs_iface_version {
AVS_AVS_VER_1_5 = 0 x10005,
AVS_AVS_VER_1_8 = 0 x10008,
};
enum avs_i2s_version {
AVS_I2S_VER_15_SKYLAKE = 0 x00000,
AVS_I2S_VER_15_BROXTON = 0 x10000,
AVS_I2S_VER_15_BROXTON_P = 0 x20000,
AVS_I2S_VER_18_KBL_CNL = 0 x30000,
};
struct avs_i2s_caps {
u32 i2s_version;
u32 ctrl_count;
u32 *ctrl_base_addr;
};
struct avs_hw_cfg {
u32 avs_version;
u32 dsp_cores;
u32 mem_page_bytes;
u32 total_phys_mem_pages;
struct avs_i2s_caps i2s_caps;
u32 gateway_count;
u32 hp_ebb_count;
u32 lp_ebb_count;
u32 ebb_size_bytes;
};
int avs_ipc_get_hw_config(struct avs_dev *adev, struct avs_hw_cfg *cfg);
#define AVS_MODULE_LOAD_TYPE_BUILTIN 0
#define AVS_MODULE_LOAD_TYPE_LOADABLE 1
#define AVS_MODULE_STATE_LOADED BIT(0 )
struct avs_module_type {
u32 load_type:4 ;
u32 auto_start:1 ;
u32 domain_ll:1 ;
u32 domain_dp:1 ;
u32 lib_code:1 ;
u32 rsvd:24 ;
} __packed;
static_assert(sizeof (struct avs_module_type) == 4 );
union avs_segment_flags {
u32 ul;
struct {
u32 contents:1 ;
u32 alloc:1 ;
u32 load:1 ;
u32 readonly:1 ;
u32 code:1 ;
u32 data:1 ;
u32 rsvd_1:2 ;
u32 type:4 ;
u32 rsvd_2:4 ;
u32 length:16 ;
};
} __packed;
static_assert(sizeof (union avs_segment_flags) == 4 );
struct avs_segment_desc {
union avs_segment_flags flags;
u32 v_base_addr;
u32 file_offset;
} __packed;
static_assert(sizeof (struct avs_segment_desc) == 12 );
struct avs_module_entry {
u16 module_id;
u16 state_flags;
u8 name[8 ];
guid_t uuid;
struct avs_module_type type;
u8 hash[32 ];
u32 entry_point;
u16 cfg_offset;
u16 cfg_count;
u32 affinity_mask;
u16 instance_max_count;
u16 instance_bss_size;
struct avs_segment_desc segments[3 ];
} __packed;
static_assert(sizeof (struct avs_module_entry) == 116 );
struct avs_mods_info {
u32 count;
struct avs_module_entry entries[];
} __packed;
static_assert(sizeof (struct avs_mods_info) == 4 );
static inline bool avs_module_entry_is_loaded(struct avs_module_entry *mentry)
{
return mentry->type.load_type == AVS_MODULE_LOAD_TYPE_BUILTIN ||
mentry->state_flags & AVS_MODULE_STATE_LOADED;
}
int avs_ipc_get_modules_info(struct avs_dev *adev, struct avs_mods_info **info);
struct avs_sys_time {
u32 val_l;
u32 val_u;
} __packed;
static_assert(sizeof (struct avs_sys_time) == 8 );
int avs_ipc_set_system_time(struct avs_dev *adev);
/* Module configuration */
#define AVS_MIXIN_MOD_UUID \
GUID_INIT(0 x39656EB2, 0 x3B71, 0 x4049, 0 x8D, 0 x3F, 0 xF9, 0 x2C, 0 xD5, 0 xC4, 0 x3C, 0 x09)
#define AVS_MIXOUT_MOD_UUID \
GUID_INIT(0 x3C56505A, 0 x24D7, 0 x418F, 0 xBD, 0 xDC, 0 xC1, 0 xF5, 0 xA3, 0 xAC, 0 x2A, 0 xE0)
#define AVS_COPIER_MOD_UUID \
GUID_INIT(0 x9BA00C83, 0 xCA12, 0 x4A83, 0 x94, 0 x3C, 0 x1F, 0 xA2, 0 xE8, 0 x2F, 0 x9D, 0 xDA)
#define AVS_PEAKVOL_MOD_UUID \
GUID_INIT(0 x8A171323, 0 x94A3, 0 x4E1D, 0 xAF, 0 xE9, 0 xFE, 0 x5D, 0 xBA, 0 xa4, 0 xC3, 0 x93)
#define AVS_GAIN_MOD_UUID \
GUID_INIT(0 x61BCA9A8, 0 x18D0, 0 x4A18, 0 x8E, 0 x7B, 0 x26, 0 x39, 0 x21, 0 x98, 0 x04, 0 xB7)
#define AVS_KPBUFF_MOD_UUID \
GUID_INIT(0 xA8A0CB32, 0 x4A77, 0 x4DB1, 0 x85, 0 xC7, 0 x53, 0 xD7, 0 xEE, 0 x07, 0 xBC, 0 xE6)
#define AVS_MICSEL_MOD_UUID \
GUID_INIT(0 x32FE92C1, 0 x1E17, 0 x4FC2, 0 x97, 0 x58, 0 xC7, 0 xF3, 0 x54, 0 x2E, 0 x98, 0 x0A)
#define AVS_MUX_MOD_UUID \
GUID_INIT(0 x64CE6E35, 0 x857A, 0 x4878, 0 xAC, 0 xE8, 0 xE2, 0 xA2, 0 xF4, 0 x2e, 0 x30, 0 x69)
#define AVS_UPDWMIX_MOD_UUID \
GUID_INIT(0 x42F8060C, 0 x832F, 0 x4DBF, 0 xB2, 0 x47, 0 x51, 0 xE9, 0 x61, 0 x99, 0 x7b, 0 x35)
#define AVS_SRCINTC_MOD_UUID \
GUID_INIT(0 xE61BB28D, 0 x149A, 0 x4C1F, 0 xB7, 0 x09, 0 x46, 0 x82, 0 x3E, 0 xF5, 0 xF5, 0 xAE)
#define AVS_PROBE_MOD_UUID \
GUID_INIT(0 x7CAD0808, 0 xAB10, 0 xCD23, 0 xEF, 0 x45, 0 x12, 0 xAB, 0 x34, 0 xCD, 0 x56, 0 xEF)
#define AVS_AEC_MOD_UUID \
GUID_INIT(0 x46CB87FB, 0 xD2C9, 0 x4970, 0 x96, 0 xD2, 0 x6D, 0 x7E, 0 x61, 0 x4B, 0 xB6, 0 x05)
#define AVS_ASRC_MOD_UUID \
GUID_INIT(0 x66B4402D, 0 xB468, 0 x42F2, 0 x81, 0 xA7, 0 xB3, 0 x71, 0 x21, 0 x86, 0 x3D, 0 xD4)
#define AVS_INTELWOV_MOD_UUID \
GUID_INIT(0 xEC774FA9, 0 x28D3, 0 x424A, 0 x90, 0 xE4, 0 x69, 0 xF9, 0 x84, 0 xF1, 0 xEE, 0 xB7)
#define AVS_WOVHOSTM_MOD_UUID \
GUID_INIT(0 xF9ED62B7, 0 x092E, 0 x4A90, 0 x8F, 0 x4D, 0 x82, 0 xDA, 0 xA8, 0 xB3, 0 x8F, 0 x3B)
/* channel map */
enum avs_channel_index {
AVS_CHANNEL_LEFT = 0 ,
AVS_CHANNEL_RIGHT = 1 ,
AVS_CHANNEL_CENTER = 2 ,
AVS_CHANNEL_LEFT_SURROUND = 3 ,
AVS_CHANNEL_CENTER_SURROUND = 3 ,
AVS_CHANNEL_RIGHT_SURROUND = 4 ,
AVS_CHANNEL_LFE = 7 ,
AVS_CHANNEL_INVALID = 0 xF,
};
enum avs_channel_config {
AVS_CHANNEL_CONFIG_MONO = 0 ,
AVS_CHANNEL_CONFIG_STEREO = 1 ,
AVS_CHANNEL_CONFIG_2_1 = 2 ,
AVS_CHANNEL_CONFIG_3_0 = 3 ,
AVS_CHANNEL_CONFIG_3_1 = 4 ,
AVS_CHANNEL_CONFIG_QUATRO = 5 ,
AVS_CHANNEL_CONFIG_4_0 = 6 ,
AVS_CHANNEL_CONFIG_5_0 = 7 ,
AVS_CHANNEL_CONFIG_5_1 = 8 ,
AVS_CHANNEL_CONFIG_DUAL_MONO = 9 ,
AVS_CHANNEL_CONFIG_I2S_DUAL_STEREO_0 = 10 ,
AVS_CHANNEL_CONFIG_I2S_DUAL_STEREO_1 = 11 ,
AVS_CHANNEL_CONFIG_7_1 = 12 ,
AVS_CHANNEL_CONFIG_INVALID
};
enum avs_interleaving {
AVS_INTERLEAVING_PER_CHANNEL = 0 ,
AVS_INTERLEAVING_PER_SAMPLE = 1 ,
};
enum avs_sample_type {
AVS_SAMPLE_TYPE_INT_MSB = 0 ,
AVS_SAMPLE_TYPE_INT_LSB = 1 ,
AVS_SAMPLE_TYPE_INT_SIGNED = 2 ,
AVS_SAMPLE_TYPE_INT_UNSIGNED = 3 ,
AVS_SAMPLE_TYPE_FLOAT = 4 ,
};
#define AVS_COEFF_CHANNELS_MAX 8
#define AVS_ALL_CHANNELS_MASK UINT_MAX
#define AVS_CHANNELS_MAX 16
struct avs_audio_format {
u32 sampling_freq;
u32 bit_depth;
u32 channel_map;
u32 channel_config;
u32 interleaving;
u32 num_channels:8 ;
u32 valid_bit_depth:8 ;
u32 sample_type:8 ;
u32 reserved:8 ;
} __packed;
static_assert(sizeof (struct avs_audio_format) == 24 );
struct avs_modcfg_base {
u32 cpc;
u32 ibs;
u32 obs;
u32 is_pages;
struct avs_audio_format audio_fmt;
} __packed;
static_assert(sizeof (struct avs_modcfg_base) == 40 );
struct avs_pin_format {
u32 pin_index;
u32 iobs;
struct avs_audio_format audio_fmt;
} __packed;
static_assert(sizeof (struct avs_pin_format) == 32 );
struct avs_modcfg_ext {
struct avs_modcfg_base base;
u16 num_input_pins;
u16 num_output_pins;
u8 reserved[12 ];
/* input pin formats followed by output ones */
struct avs_pin_format pin_fmts[];
} __packed;
static_assert(sizeof (struct avs_modcfg_ext) == 56 );
enum avs_dma_type {
AVS_DMA_HDA_HOST_OUTPUT = 0 ,
AVS_DMA_HDA_HOST_INPUT = 1 ,
AVS_DMA_HDA_LINK_OUTPUT = 8 ,
AVS_DMA_HDA_LINK_INPUT = 9 ,
AVS_DMA_DMIC_LINK_INPUT = 11 ,
AVS_DMA_I2S_LINK_OUTPUT = 12 ,
AVS_DMA_I2S_LINK_INPUT = 13 ,
};
union avs_virtual_index {
u8 val;
struct {
u8 time_slot:4 ;
u8 instance:4 ;
} i2s;
struct {
u8 queue_id:3 ;
u8 time_slot:2 ;
u8 instance:3 ;
} dmic;
} __packed;
static_assert(sizeof (union avs_virtual_index) == 1 );
union avs_connector_node_id {
u32 val;
struct {
u32 vindex:8 ;
u32 dma_type:5 ;
u32 rsvd:19 ;
};
} __packed;
static_assert(sizeof (union avs_connector_node_id) == 4 );
#define INVALID_PIPELINE_ID 0 xFF
#define INVALID_NODE_ID \
((union avs_connector_node_id) { UINT_MAX })
union avs_gtw_attributes {
u32 val;
struct {
u32 lp_buffer_alloc:1 ;
u32 rsvd:31 ;
};
} __packed;
static_assert(sizeof (union avs_gtw_attributes) == 4 );
#define AVS_GTW_DMA_CONFIG_ID 0 x1000
#define AVS_DMA_METHOD_HDA 1
struct avs_dma_device_stream_channel_map {
u32 device_address;
u32 channel_map;
} __packed;
static_assert(sizeof (struct avs_dma_device_stream_channel_map) == 8 );
struct avs_dma_stream_channel_map {
u32 device_count;
struct avs_dma_device_stream_channel_map map[16 ];
} __packed;
static_assert(sizeof (struct avs_dma_stream_channel_map) == 132 );
struct avs_dma_cfg {
u8 dma_method;
u8 pre_allocated;
u16 rsvd;
u32 dma_channel_id;
u32 stream_id;
struct avs_dma_stream_channel_map map;
u32 config_size;
u8 config[] __counted_by(config_size);
} __packed;
static_assert(sizeof (struct avs_dma_cfg) == 148 );
struct avs_copier_gtw_cfg {
union avs_connector_node_id node_id;
u32 dma_buffer_size;
u32 config_length;
union {
union avs_gtw_attributes attrs;
DECLARE_FLEX_ARRAY(u32, blob);
} config;
} __packed;
static_assert(sizeof (struct avs_copier_gtw_cfg) == 16 );
struct avs_copier_cfg {
struct avs_modcfg_base base;
struct avs_audio_format out_fmt;
u32 feature_mask;
struct avs_copier_gtw_cfg gtw_cfg;
} __packed;
static_assert(sizeof (struct avs_copier_cfg) == 84 );
struct avs_volume_cfg {
u32 channel_id;
u32 target_volume;
u32 curve_type;
u32 reserved; /* alignment */
u64 curve_duration;
} __packed;
static_assert(sizeof (struct avs_volume_cfg) == 24 );
struct avs_mute_cfg {
u32 channel_id;
u32 mute;
u32 curve_type;
u32 reserved; /* alignment */
u64 curve_duration;
} __packed;
static_assert(sizeof (struct avs_mute_cfg) == 24 );
struct avs_peakvol_cfg {
struct avs_modcfg_base base;
struct avs_volume_cfg vols[];
} __packed;
static_assert(sizeof (struct avs_peakvol_cfg) == 40 );
struct avs_micsel_cfg {
struct avs_modcfg_base base;
struct avs_audio_format out_fmt;
} __packed;
static_assert(sizeof (struct avs_micsel_cfg) == 64 );
struct avs_mux_cfg {
struct avs_modcfg_base base;
struct avs_audio_format ref_fmt;
struct avs_audio_format out_fmt;
} __packed;
static_assert(sizeof (struct avs_mux_cfg) == 88 );
struct avs_updown_mixer_cfg {
struct avs_modcfg_base base;
u32 out_channel_config;
u32 coefficients_select;
s32 coefficients[AVS_COEFF_CHANNELS_MAX];
u32 channel_map;
} __packed;
static_assert(sizeof (struct avs_updown_mixer_cfg) == 84 );
struct avs_src_cfg {
struct avs_modcfg_base base;
u32 out_freq;
} __packed;
static_assert(sizeof (struct avs_src_cfg) == 44 );
struct avs_probe_gtw_cfg {
union avs_connector_node_id node_id;
u32 dma_buffer_size;
} __packed;
static_assert(sizeof (struct avs_probe_gtw_cfg) == 8 );
struct avs_probe_cfg {
struct avs_modcfg_base base;
struct avs_probe_gtw_cfg gtw_cfg;
} __packed;
static_assert(sizeof (struct avs_probe_cfg) == 48 );
struct avs_aec_cfg {
struct avs_modcfg_base base;
struct avs_audio_format ref_fmt;
struct avs_audio_format out_fmt;
u32 cpc_lp_mode;
} __packed;
static_assert(sizeof (struct avs_aec_cfg) == 92 );
struct avs_asrc_cfg {
struct avs_modcfg_base base;
u32 out_freq;
u32 mode:2 ;
u32 rsvd2:2 ;
u32 disable_jitter_buffer:1 ;
u32 rsvd3:27 ;
} __packed;
static_assert(sizeof (struct avs_asrc_cfg) == 48 );
struct avs_wov_cfg {
struct avs_modcfg_base base;
u32 cpc_lp_mode;
} __packed;
static_assert(sizeof (struct avs_wov_cfg) == 44 );
struct avs_whm_cfg {
struct avs_modcfg_base base;
/* Audio format for output pin 0 */
struct avs_audio_format ref_fmt;
struct avs_audio_format out_fmt;
u32 wake_tick_period;
struct avs_copier_gtw_cfg gtw_cfg;
} __packed;
static_assert(sizeof (struct avs_whm_cfg) == 108 );
/* Module runtime parameters */
#define AVS_VENDOR_CONFIG 0 xFF
enum avs_copier_runtime_param {
AVS_COPIER_SET_SINK_FORMAT = 2 ,
};
struct avs_copier_sink_format {
u32 sink_id;
struct avs_audio_format src_fmt;
struct avs_audio_format sink_fmt;
} __packed;
static_assert(sizeof (struct avs_copier_sink_format) == 52 );
int avs_ipc_copier_set_sink_format(struct avs_dev *adev, u16 module_id,
u8 instance_id, u32 sink_id,
const struct avs_audio_format *src_fmt,
const struct avs_audio_format *sink_fmt);
enum avs_peakvol_runtime_param {
AVS_PEAKVOL_VOLUME = 0 ,
AVS_PEAKVOL_MUTE = 3 ,
};
enum avs_audio_curve_type {
AVS_AUDIO_CURVE_NONE = 0 ,
AVS_AUDIO_CURVE_WINDOWS_FADE = 1 ,
};
int avs_ipc_peakvol_get_volume(struct avs_dev *adev, u16 module_id, u8 instance_id,
struct avs_volume_cfg **vols, size_t *num_vols);
int avs_ipc_peakvol_set_volume(struct avs_dev *adev, u16 module_id, u8 instance_id,
struct avs_volume_cfg *vol);
int avs_ipc_peakvol_set_volumes(struct avs_dev *adev, u16 module_id, u8 instance_id,
struct avs_volume_cfg *vols, size_t num_vols);
int avs_ipc_peakvol_get_mute(struct avs_dev *adev, u16 module_id, u8 instance_id,
struct avs_mute_cfg **mutes, size_t *num_mutes);
int avs_ipc_peakvol_set_mute(struct avs_dev *adev, u16 module_id, u8 instance_id,
struct avs_mute_cfg *mute);
int avs_ipc_peakvol_set_mutes(struct avs_dev *adev, u16 module_id, u8 instance_id,
struct avs_mute_cfg *mutes, size_t num_mutes);
#define AVS_PROBE_INST_ID 0
enum avs_probe_runtime_param {
AVS_PROBE_INJECTION_DMA = 1 ,
AVS_PROBE_INJECTION_DMA_DETACH,
AVS_PROBE_POINTS,
AVS_PROBE_POINTS_DISCONNECT,
};
struct avs_probe_dma {
union avs_connector_node_id node_id;
u32 dma_buffer_size;
} __packed;
static_assert(sizeof (struct avs_probe_dma) == 8 );
enum avs_probe_type {
AVS_PROBE_TYPE_INPUT = 0 ,
AVS_PROBE_TYPE_OUTPUT,
AVS_PROBE_TYPE_INTERNAL
};
union avs_probe_point_id {
u32 value;
struct {
u32 module_id:16 ;
u32 instance_id:8 ;
u32 type:2 ;
u32 index:6 ;
} id;
} __packed;
static_assert(sizeof (union avs_probe_point_id) == 4 );
enum avs_connection_purpose {
AVS_CONNECTION_PURPOSE_EXTRACT = 0 ,
AVS_CONNECTION_PURPOSE_INJECT,
AVS_CONNECTION_PURPOSE_INJECT_REEXTRACT,
};
struct avs_probe_point_desc {
union avs_probe_point_id id;
u32 purpose;
union avs_connector_node_id node_id;
} __packed;
static_assert(sizeof (struct avs_probe_point_desc) == 12 );
int avs_ipc_probe_get_dma(struct avs_dev *adev, struct avs_probe_dma **dmas, size_t *num_dmas);
int avs_ipc_probe_attach_dma(struct avs_dev *adev, struct avs_probe_dma *dmas, size_t num_dmas);
int avs_ipc_probe_detach_dma(struct avs_dev *adev, union avs_connector_node_id *node_ids,
size_t num_node_ids);
int avs_ipc_probe_get_points(struct avs_dev *adev, struct avs_probe_point_desc **descs,
size_t *num_descs);
int avs_ipc_probe_connect_points(struct avs_dev *adev, struct avs_probe_point_desc *descs,
size_t num_descs);
int avs_ipc_probe_disconnect_points(struct avs_dev *adev, union avs_probe_point_id *ids,
size_t num_ids);
#endif /* __SOUND_SOC_INTEL_AVS_MSGS_H */
Messung V0.5 in Prozent C=93 H=93 G=92
¤ Dauer der Verarbeitung: 0.11 Sekunden
(vorverarbeitet am 2026-06-07)
¤
*© Formatika GbR, Deutschland