if (metadata) {
ret = tb_sw_write(sw, metadata, TB_CFG_SWITCH, ROUTER_CS_25, 1); if (ret) return ret;
} if (tx_dwords) {
ret = tb_sw_write(sw, tx_data, TB_CFG_SWITCH, ROUTER_CS_9,
tx_dwords); if (ret) return ret;
}
val = opcode | ROUTER_CS_26_OV;
ret = tb_sw_write(sw, &val, TB_CFG_SWITCH, ROUTER_CS_26, 1); if (ret) return ret;
ret = tb_switch_wait_for_bit(sw, ROUTER_CS_26, ROUTER_CS_26_OV, 0, 500); if (ret) return ret;
ret = tb_sw_read(sw, &val, TB_CFG_SWITCH, ROUTER_CS_26, 1); if (ret) return ret;
if (val & ROUTER_CS_26_ONS) return -EOPNOTSUPP;
if (status)
*status = (val & ROUTER_CS_26_STATUS_MASK) >>
ROUTER_CS_26_STATUS_SHIFT;
if (metadata) {
ret = tb_sw_read(sw, metadata, TB_CFG_SWITCH, ROUTER_CS_25, 1); if (ret) return ret;
} if (rx_dwords) {
ret = tb_sw_read(sw, rx_data, TB_CFG_SWITCH, ROUTER_CS_9,
rx_dwords); if (ret) return ret;
}
if (tx_dwords > USB4_DATA_DWORDS || rx_dwords > USB4_DATA_DWORDS) return -EINVAL;
/* * If the connection manager implementation provides USB4 router * operation proxy callback, call it here instead of running the * operation natively.
*/ if (cm_ops->usb4_switch_op) { int ret;
ret = cm_ops->usb4_switch_op(sw, opcode, metadata, status,
tx_data, tx_dwords, rx_data,
rx_dwords); if (ret != -EOPNOTSUPP) return ret;
/* * If the proxy was not supported then run the native * router operation instead.
*/
}
wakeup = val & (ROUTER_CS_6_WOPS | ROUTER_CS_6_WOUS);
}
/* * Check for any downstream ports for USB4 wake, * connection wake and disconnection wake.
*/
tb_switch_for_each_port(sw, port) { if (!port->cap_usb4) continue;
if (tb_port_read(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_18, 1)) break;
if (tb_port_read(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_18, 1)) returnfalse;
return !(val & PORT_CS_18_TCM);
}
/** * usb4_switch_setup() - Additional setup for USB4 device * @sw: USB4 router to setup * * USB4 routers need additional settings in order to enable all the * tunneling. This function enables USB and PCIe tunneling if it can be * enabled (e.g the parent switch also supports them). If USB tunneling * is not available for some reason (like that there is Thunderbolt 3 * switch upstream) then the internal xHCI controller is enabled * instead. * * This does not set the configuration valid bit of the router. To do * that call usb4_switch_configuration_valid().
*/ int usb4_switch_setup(struct tb_switch *sw)
{ struct tb_switch *parent = tb_switch_parent(sw); struct tb_port *down; bool tbt3, xhci;
u32 val = 0; int ret;
if (!tb_route(sw)) return 0;
ret = tb_sw_read(sw, &val, TB_CFG_SWITCH, ROUTER_CS_6, 1); if (ret) return ret;
ret = tb_sw_read(sw, &val, TB_CFG_SWITCH, ROUTER_CS_5, 1); if (ret) return ret;
if (tb_acpi_may_tunnel_usb3() && sw->link_usb4 &&
tb_switch_find_port(parent, TB_TYPE_USB3_DOWN)) {
val |= ROUTER_CS_5_UTO;
xhci = false;
}
/* * Only enable PCIe tunneling if the parent router supports it * and it is not disabled.
*/ if (tb_acpi_may_tunnel_pcie() &&
tb_switch_find_port(parent, TB_TYPE_PCIE_DOWN)) {
val |= ROUTER_CS_5_PTO; /* * xHCI can be enabled if PCIe tunneling is supported * and the parent does not have any USB3 dowstream * adapters (so we cannot do USB 3.x tunneling).
*/ if (xhci)
val |= ROUTER_CS_5_HCO;
}
/* TBT3 supported by the CM */
val &= ~ROUTER_CS_5_CNS;
/** * usb4_switch_configuration_valid() - Set tunneling configuration to be valid * @sw: USB4 router * * Sets configuration valid bit for the router. Must be called before * any tunnels can be set through the router and after * usb4_switch_setup() has been called. Can be called to host and device * routers (does nothing for the latter). * * Returns %0 in success and negative errno otherwise.
*/ int usb4_switch_configuration_valid(struct tb_switch *sw)
{
u32 val; int ret;
if (!tb_route(sw)) return 0;
ret = tb_sw_read(sw, &val, TB_CFG_SWITCH, ROUTER_CS_5, 1); if (ret) return ret;
val |= ROUTER_CS_5_CV;
ret = tb_sw_write(sw, &val, TB_CFG_SWITCH, ROUTER_CS_5, 1); if (ret) return ret;
ret = usb4_switch_op_data(sw, USB4_SWITCH_OP_DROM_READ, &metadata,
&status, NULL, 0, buf, dwords); if (ret) return ret;
return status ? -EIO : 0;
}
/** * usb4_switch_drom_read() - Read arbitrary bytes from USB4 router DROM * @sw: USB4 router * @address: Byte address inside DROM to start reading * @buf: Buffer where the DROM content is stored * @size: Number of bytes to read from DROM * * Uses USB4 router operations to read router DROM. For devices this * should always work but for hosts it may return %-EOPNOTSUPP in which * case the host router does not have DROM.
*/ int usb4_switch_drom_read(struct tb_switch *sw, unsignedint address, void *buf,
size_t size)
{ return tb_nvm_read_data(address, buf, size, USB4_DATA_RETRIES,
usb4_switch_drom_read_block, sw);
}
/** * usb4_switch_lane_bonding_possible() - Are conditions met for lane bonding * @sw: USB4 router * * Checks whether conditions are met so that lane bonding can be * established with the upstream router. Call only for device routers.
*/ bool usb4_switch_lane_bonding_possible(struct tb_switch *sw)
{ struct tb_port *up; int ret;
u32 val;
up = tb_upstream_port(sw);
ret = tb_port_read(up, &val, TB_CFG_PORT, up->cap_usb4 + PORT_CS_18, 1); if (ret) returnfalse;
return !!(val & PORT_CS_18_BE);
}
/** * usb4_switch_set_wake() - Enabled/disable wake * @sw: USB4 router * @flags: Wakeup flags (%0 to disable) * @runtime: Wake is being programmed during system runtime * * Enables/disables router to wake up from sleep.
*/ int usb4_switch_set_wake(struct tb_switch *sw, unsignedint flags, bool runtime)
{ struct tb_port *port;
u64 route = tb_route(sw);
u32 val; int ret;
/* * Enable wakes coming from all USB4 downstream ports (from * child routers). For device routers do this also for the * upstream USB4 port.
*/
tb_switch_for_each_port(sw, port) { if (!tb_port_is_null(port)) continue; if (!route && tb_is_upstream_port(port)) continue; if (!port->cap_usb4) continue;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_19, 1); if (ret) return ret;
val &= ~(PORT_CS_19_WOC | PORT_CS_19_WOD | PORT_CS_19_WOU4);
if (tb_is_upstream_port(port)) {
val |= PORT_CS_19_WOU4;
} else { bool configured = val & PORT_CS_19_PC; bool wakeup = runtime || device_may_wakeup(&port->usb4->dev);
if ((flags & TB_WAKE_ON_CONNECT) && wakeup && !configured)
val |= PORT_CS_19_WOC; if ((flags & TB_WAKE_ON_DISCONNECT) && wakeup && configured)
val |= PORT_CS_19_WOD; if ((flags & TB_WAKE_ON_USB4) && configured)
val |= PORT_CS_19_WOU4;
}
ret = tb_port_write(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_19, 1); if (ret) return ret;
}
/* * Enable wakes from PCIe, USB 3.x and DP on this router. Only * needed for device routers.
*/ if (route) {
ret = tb_sw_read(sw, &val, TB_CFG_SWITCH, ROUTER_CS_5, 1); if (ret) return ret;
val &= ~(ROUTER_CS_5_WOP | ROUTER_CS_5_WOU | ROUTER_CS_5_WOD); if (flags & TB_WAKE_ON_USB3)
val |= ROUTER_CS_5_WOU; if (flags & TB_WAKE_ON_PCIE)
val |= ROUTER_CS_5_WOP; if (flags & TB_WAKE_ON_DP)
val |= ROUTER_CS_5_WOD;
ret = tb_sw_write(sw, &val, TB_CFG_SWITCH, ROUTER_CS_5, 1); if (ret) return ret;
}
return 0;
}
/** * usb4_switch_set_sleep() - Prepare the router to enter sleep * @sw: USB4 router * * Sets sleep bit for the router. Returns when the router sleep ready * bit has been asserted.
*/ int usb4_switch_set_sleep(struct tb_switch *sw)
{ int ret;
u32 val;
/* Set sleep bit and wait for sleep ready to be asserted */
ret = tb_sw_read(sw, &val, TB_CFG_SWITCH, ROUTER_CS_5, 1); if (ret) return ret;
val |= ROUTER_CS_5_SLP;
ret = tb_sw_write(sw, &val, TB_CFG_SWITCH, ROUTER_CS_5, 1); if (ret) return ret;
/** * usb4_switch_nvm_sector_size() - Return router NVM sector size * @sw: USB4 router * * If the router supports NVM operations this function returns the NVM * sector size in bytes. If NVM operations are not supported returns * %-EOPNOTSUPP.
*/ int usb4_switch_nvm_sector_size(struct tb_switch *sw)
{
u32 metadata;
u8 status; int ret;
ret = usb4_switch_op(sw, USB4_SWITCH_OP_NVM_SECTOR_SIZE, &metadata,
&status); if (ret) return ret;
if (status) return status == 0x2 ? -EOPNOTSUPP : -EIO;
ret = usb4_switch_op_data(sw, USB4_SWITCH_OP_NVM_READ, &metadata,
&status, NULL, 0, buf, dwords); if (ret) return ret;
return status ? -EIO : 0;
}
/** * usb4_switch_nvm_read() - Read arbitrary bytes from router NVM * @sw: USB4 router * @address: Starting address in bytes * @buf: Read data is placed here * @size: How many bytes to read * * Reads NVM contents of the router. If NVM is not supported returns * %-EOPNOTSUPP.
*/ int usb4_switch_nvm_read(struct tb_switch *sw, unsignedint address, void *buf,
size_t size)
{ return tb_nvm_read_data(address, buf, size, USB4_DATA_RETRIES,
usb4_switch_nvm_read_block, sw);
}
/** * usb4_switch_nvm_set_offset() - Set NVM write offset * @sw: USB4 router * @address: Start offset * * Explicitly sets NVM write offset. Normally when writing to NVM this * is done automatically by usb4_switch_nvm_write(). * * Returns %0 in success and negative errno if there was a failure.
*/ int usb4_switch_nvm_set_offset(struct tb_switch *sw, unsignedint address)
{
u32 metadata, dwaddress;
u8 status = 0; int ret;
ret = usb4_switch_op_data(sw, USB4_SWITCH_OP_NVM_WRITE, NULL, &status,
buf, dwords, NULL, 0); if (ret) return ret;
return status ? -EIO : 0;
}
/** * usb4_switch_nvm_write() - Write to the router NVM * @sw: USB4 router * @address: Start address where to write in bytes * @buf: Pointer to the data to write * @size: Size of @buf in bytes * * Writes @buf to the router NVM using USB4 router operations. If NVM * write is not supported returns %-EOPNOTSUPP.
*/ int usb4_switch_nvm_write(struct tb_switch *sw, unsignedint address, constvoid *buf, size_t size)
{ int ret;
ret = usb4_switch_nvm_set_offset(sw, address); if (ret) return ret;
/** * usb4_switch_nvm_authenticate() - Authenticate new NVM * @sw: USB4 router * * After the new NVM has been written via usb4_switch_nvm_write(), this * function triggers NVM authentication process. The router gets power * cycled and if the authentication is successful the new NVM starts * running. In case of failure returns negative errno. * * The caller should call usb4_switch_nvm_authenticate_status() to read * the status of the authentication after power cycle. It should be the * first router operation to avoid the status being lost.
*/ int usb4_switch_nvm_authenticate(struct tb_switch *sw)
{ int ret;
ret = usb4_switch_op(sw, USB4_SWITCH_OP_NVM_AUTH, NULL, NULL); switch (ret) { /* * The router is power cycled once NVM_AUTH is started so it is * expected to get any of the following errors back.
*/ case -EACCES: case -ENOTCONN: case -ETIMEDOUT: return 0;
default: return ret;
}
}
/** * usb4_switch_nvm_authenticate_status() - Read status of last NVM authenticate * @sw: USB4 router * @status: Status code of the operation * * The function checks if there is status available from the last NVM * authenticate router operation. If there is status then %0 is returned * and the status code is placed in @status. Returns negative errno in case * of failure. * * Must be called before any other router operation.
*/ int usb4_switch_nvm_authenticate_status(struct tb_switch *sw, u32 *status)
{ conststruct tb_cm_ops *cm_ops = sw->tb->cm_ops;
u16 opcode;
u32 val; int ret;
if (cm_ops->usb4_switch_nvm_authenticate_status) {
ret = cm_ops->usb4_switch_nvm_authenticate_status(sw, status); if (ret != -EOPNOTSUPP) return ret;
}
ret = tb_sw_read(sw, &val, TB_CFG_SWITCH, ROUTER_CS_26, 1); if (ret) return ret;
/* Check that the opcode is correct */
opcode = val & ROUTER_CS_26_OPCODE_MASK; if (opcode == USB4_SWITCH_OP_NVM_AUTH) { if (val & ROUTER_CS_26_OV) return -EBUSY; if (val & ROUTER_CS_26_ONS) return -EOPNOTSUPP;
/** * usb4_switch_credits_init() - Read buffer allocation parameters * @sw: USB4 router * * Reads @sw buffer allocation parameters and initializes @sw buffer * allocation fields accordingly. Specifically @sw->credits_allocation * is set to %true if these parameters can be used in tunneling. * * Returns %0 on success and negative errno otherwise.
*/ int usb4_switch_credits_init(struct tb_switch *sw)
{ int max_usb3, min_dp_aux, min_dp_main, max_pcie, max_dma; int ret, length, i, nports; conststruct tb_port *port;
u32 data[USB4_DATA_DWORDS];
u32 metadata = 0;
u8 status = 0;
memset(data, 0, sizeof(data));
ret = usb4_switch_op_data(sw, USB4_SWITCH_OP_BUFFER_ALLOC, &metadata,
&status, NULL, 0, data, ARRAY_SIZE(data)); if (ret) return ret; if (status) return -EIO;
/* * Buffer allocation passed the validation so we can use it in * path creation.
*/
sw->credit_allocation = true; if (max_usb3 > 0)
sw->max_usb3_credits = max_usb3; if (min_dp_aux > 0)
sw->min_dp_aux_credits = min_dp_aux; if (min_dp_main > 0)
sw->min_dp_main_credits = min_dp_main; if (max_pcie > 0)
sw->max_pcie_credits = max_pcie; if (max_dma > 0)
sw->max_dma_credits = max_dma;
return 0;
err_invalid: return -EINVAL;
}
/** * usb4_switch_query_dp_resource() - Query availability of DP IN resource * @sw: USB4 router * @in: DP IN adapter * * For DP tunneling this function can be used to query availability of * DP IN resource. Returns true if the resource is available for DP * tunneling, false otherwise.
*/ bool usb4_switch_query_dp_resource(struct tb_switch *sw, struct tb_port *in)
{
u32 metadata = in->port;
u8 status; int ret;
ret = usb4_switch_op(sw, USB4_SWITCH_OP_QUERY_DP_RESOURCE, &metadata,
&status); /* * If DP resource allocation is not supported assume it is * always available.
*/ if (ret == -EOPNOTSUPP) returntrue; if (ret) returnfalse;
return !status;
}
/** * usb4_switch_alloc_dp_resource() - Allocate DP IN resource * @sw: USB4 router * @in: DP IN adapter * * Allocates DP IN resource for DP tunneling using USB4 router * operations. If the resource was allocated returns %0. Otherwise * returns negative errno, in particular %-EBUSY if the resource is * already allocated.
*/ int usb4_switch_alloc_dp_resource(struct tb_switch *sw, struct tb_port *in)
{
u32 metadata = in->port;
u8 status; int ret;
ret = usb4_switch_op(sw, USB4_SWITCH_OP_ALLOC_DP_RESOURCE, &metadata,
&status); if (ret == -EOPNOTSUPP) return 0; if (ret) return ret;
return status ? -EBUSY : 0;
}
/** * usb4_switch_dealloc_dp_resource() - Releases allocated DP IN resource * @sw: USB4 router * @in: DP IN adapter * * Releases the previously allocated DP IN resource.
*/ int usb4_switch_dealloc_dp_resource(struct tb_switch *sw, struct tb_port *in)
{
u32 metadata = in->port;
u8 status; int ret;
ret = usb4_switch_op(sw, USB4_SWITCH_OP_DEALLOC_DP_RESOURCE, &metadata,
&status); if (ret == -EOPNOTSUPP) return 0; if (ret) return ret;
return status ? -EIO : 0;
}
/** * usb4_port_index() - Finds matching USB4 port index * @sw: USB4 router * @port: USB4 protocol or lane adapter * * Finds matching USB4 port index (starting from %0) that given @port goes * through.
*/ int usb4_port_index(conststruct tb_switch *sw, conststruct tb_port *port)
{ struct tb_port *p; int usb4_idx = 0;
/* Assume port is primary */
tb_switch_for_each_port(sw, p) { if (!tb_port_is_null(p)) continue; if (tb_is_upstream_port(p)) continue; if (!p->link_nr) { if (p == port) break;
usb4_idx++;
}
}
return usb4_idx;
}
/** * usb4_switch_map_pcie_down() - Map USB4 port to a PCIe downstream adapter * @sw: USB4 router * @port: USB4 port * * USB4 routers have direct mapping between USB4 ports and PCIe * downstream adapters where the PCIe topology is extended. This * function returns the corresponding downstream PCIe adapter or %NULL * if no such mapping was possible.
*/ struct tb_port *usb4_switch_map_pcie_down(struct tb_switch *sw, conststruct tb_port *port)
{ int usb4_idx = usb4_port_index(sw, port); struct tb_port *p; int pcie_idx = 0;
/* Find PCIe down port matching usb4_port */
tb_switch_for_each_port(sw, p) { if (!tb_port_is_pcie_down(p)) continue;
if (pcie_idx == usb4_idx) return p;
pcie_idx++;
}
return NULL;
}
/** * usb4_switch_map_usb3_down() - Map USB4 port to a USB3 downstream adapter * @sw: USB4 router * @port: USB4 port * * USB4 routers have direct mapping between USB4 ports and USB 3.x * downstream adapters where the USB 3.x topology is extended. This * function returns the corresponding downstream USB 3.x adapter or * %NULL if no such mapping was possible.
*/ struct tb_port *usb4_switch_map_usb3_down(struct tb_switch *sw, conststruct tb_port *port)
{ int usb4_idx = usb4_port_index(sw, port); struct tb_port *p; int usb_idx = 0;
/* Find USB3 down port matching usb4_port */
tb_switch_for_each_port(sw, p) { if (!tb_port_is_usb3_down(p)) continue;
if (usb_idx == usb4_idx) return p;
usb_idx++;
}
return NULL;
}
/** * usb4_switch_add_ports() - Add USB4 ports for this router * @sw: USB4 router * * For USB4 router finds all USB4 ports and registers devices for each. * Can be called to any router. * * Return %0 in case of success and negative errno in case of failure.
*/ int usb4_switch_add_ports(struct tb_switch *sw)
{ struct tb_port *port;
if (tb_switch_is_icm(sw) || !tb_switch_is_usb4(sw)) return 0;
/** * usb4_port_unlock() - Unlock USB4 downstream port * @port: USB4 port to unlock * * Unlocks USB4 downstream port so that the connection manager can * access the router below this port.
*/ int usb4_port_unlock(struct tb_port *port)
{ int ret;
u32 val;
ret = tb_port_read(port, &val, TB_CFG_PORT, ADP_CS_4, 1); if (ret) return ret;
val &= ~ADP_CS_4_LCK; return tb_port_write(port, &val, TB_CFG_PORT, ADP_CS_4, 1);
}
/** * usb4_port_hotplug_enable() - Enables hotplug for a port * @port: USB4 port to operate on * * Enables hot plug events on a given port. This is only intended * to be used on lane, DP-IN, and DP-OUT adapters.
*/ int usb4_port_hotplug_enable(struct tb_port *port)
{ int ret;
u32 val;
ret = tb_port_read(port, &val, TB_CFG_PORT, ADP_CS_5, 1); if (ret) return ret;
val &= ~ADP_CS_5_DHP; return tb_port_write(port, &val, TB_CFG_PORT, ADP_CS_5, 1);
}
/** * usb4_port_reset() - Issue downstream port reset * @port: USB4 port to reset * * Issues downstream port reset to @port.
*/ int usb4_port_reset(struct tb_port *port)
{ int ret;
u32 val;
if (!port->cap_usb4) return -EINVAL;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_19, 1); if (ret) return ret;
val |= PORT_CS_19_DPR;
ret = tb_port_write(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_19, 1); if (ret) return ret;
fsleep(10000);
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_19, 1); if (ret) return ret;
/** * usb4_port_configure() - Set USB4 port configured * @port: USB4 router * * Sets the USB4 link to be configured for power management purposes.
*/ int usb4_port_configure(struct tb_port *port)
{ return usb4_port_set_configured(port, true);
}
/** * usb4_port_unconfigure() - Set USB4 port unconfigured * @port: USB4 router * * Sets the USB4 link to be unconfigured for power management purposes.
*/ void usb4_port_unconfigure(struct tb_port *port)
{
usb4_port_set_configured(port, false);
}
/** * usb4_port_configure_xdomain() - Configure port for XDomain * @port: USB4 port connected to another host * @xd: XDomain that is connected to the port * * Marks the USB4 port as being connected to another host and updates * the link type. Returns %0 in success and negative errno in failure.
*/ int usb4_port_configure_xdomain(struct tb_port *port, struct tb_xdomain *xd)
{
xd->link_usb4 = link_is_usb4(port); return usb4_set_xdomain_configured(port, true);
}
/** * usb4_port_unconfigure_xdomain() - Unconfigure port for XDomain * @port: USB4 port that was connected to another host * * Clears USB4 port from being marked as XDomain.
*/ void usb4_port_unconfigure_xdomain(struct tb_port *port)
{
usb4_set_xdomain_configured(port, false);
}
/** * usb4_port_sb_read() - Read from sideband register * @port: USB4 port to read * @target: Sideband target * @index: Retimer index if taget is %USB4_SB_TARGET_RETIMER * @reg: Sideband register index * @buf: Buffer where the sideband data is copied * @size: Size of @buf * * Reads data from sideband register @reg and copies it into @buf. * Returns %0 in case of success and negative errno in case of failure.
*/ int usb4_port_sb_read(struct tb_port *port, enum usb4_sb_target target, u8 index,
u8 reg, void *buf, u8 size)
{
size_t dwords = DIV_ROUND_UP(size, 4); int ret;
u32 val;
if (!port->cap_usb4) return -EINVAL;
val = reg;
val |= size << PORT_CS_1_LENGTH_SHIFT;
val |= (target << PORT_CS_1_TARGET_SHIFT) & PORT_CS_1_TARGET_MASK; if (target == USB4_SB_TARGET_RETIMER)
val |= (index << PORT_CS_1_RETIMER_INDEX_SHIFT);
val |= PORT_CS_1_PND;
ret = tb_port_write(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_1, 1); if (ret) return ret;
ret = usb4_port_wait_for_bit(port, port->cap_usb4 + PORT_CS_1,
PORT_CS_1_PND, 0, 500, USB4_PORT_SB_DELAY); if (ret) return ret;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_1, 1); if (ret) return ret;
if (val & PORT_CS_1_NR) return -ENODEV; if (val & PORT_CS_1_RC) return -EIO;
/** * usb4_port_sb_write() - Write to sideband register * @port: USB4 port to write * @target: Sideband target * @index: Retimer index if taget is %USB4_SB_TARGET_RETIMER * @reg: Sideband register index * @buf: Data to write * @size: Size of @buf * * Writes @buf to sideband register @reg. Returns %0 in case of success * and negative errno in case of failure.
*/ int usb4_port_sb_write(struct tb_port *port, enum usb4_sb_target target,
u8 index, u8 reg, constvoid *buf, u8 size)
{
size_t dwords = DIV_ROUND_UP(size, 4); int ret;
u32 val;
if (!port->cap_usb4) return -EINVAL;
if (buf) {
ret = usb4_port_write_data(port, buf, dwords); if (ret) return ret;
}
val = reg;
val |= size << PORT_CS_1_LENGTH_SHIFT;
val |= PORT_CS_1_WNR_WRITE;
val |= (target << PORT_CS_1_TARGET_SHIFT) & PORT_CS_1_TARGET_MASK; if (target == USB4_SB_TARGET_RETIMER)
val |= (index << PORT_CS_1_RETIMER_INDEX_SHIFT);
val |= PORT_CS_1_PND;
ret = tb_port_write(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_1, 1); if (ret) return ret;
ret = usb4_port_wait_for_bit(port, port->cap_usb4 + PORT_CS_1,
PORT_CS_1_PND, 0, 500, USB4_PORT_SB_DELAY); if (ret) return ret;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_1, 1); if (ret) return ret;
if (val & PORT_CS_1_NR) return -ENODEV; if (val & PORT_CS_1_RC) return -EIO;
return 0;
}
staticint usb4_port_sb_opcode_err_to_errno(u32 val)
{ switch (val) { case 0: return 0; case USB4_SB_OPCODE_ERR: return -EAGAIN; case USB4_SB_OPCODE_ONS: return -EOPNOTSUPP; default: return -EIO;
}
}
/** * usb4_port_router_offline() - Put the USB4 port to offline mode * @port: USB4 port * * This function puts the USB4 port into offline mode. In this mode the * port does not react on hotplug events anymore. This needs to be * called before retimer access is done when the USB4 links is not up. * * Returns %0 in case of success and negative errno if there was an * error.
*/ int usb4_port_router_offline(struct tb_port *port)
{ return usb4_port_set_router_offline(port, true);
}
/** * usb4_port_router_online() - Put the USB4 port back to online * @port: USB4 port * * Makes the USB4 port functional again.
*/ int usb4_port_router_online(struct tb_port *port)
{ return usb4_port_set_router_offline(port, false);
}
/** * usb4_port_enumerate_retimers() - Send RT broadcast transaction * @port: USB4 port * * This forces the USB4 port to send broadcast RT transaction which * makes the retimers on the link to assign index to themselves. Returns * %0 in case of success and negative errno if there was an error.
*/ int usb4_port_enumerate_retimers(struct tb_port *port)
{
u32 val;
/** * usb4_port_clx_supported() - Check if CLx is supported by the link * @port: Port to check for CLx support for * * PORT_CS_18_CPS bit reflects if the link supports CLx including * active cables (if connected on the link).
*/ bool usb4_port_clx_supported(struct tb_port *port)
{ int ret;
u32 val;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_18, 1); if (ret) returnfalse;
return !!(val & PORT_CS_18_CPS);
}
/** * usb4_port_asym_supported() - If the port supports asymmetric link * @port: USB4 port * * Checks if the port and the cable supports asymmetric link and returns * %true in that case.
*/ bool usb4_port_asym_supported(struct tb_port *port)
{
u32 val;
if (!port->cap_usb4) returnfalse;
if (tb_port_read(port, &val, TB_CFG_PORT, port->cap_usb4 + PORT_CS_18, 1)) returnfalse;
return !!(val & PORT_CS_18_CSA);
}
/** * usb4_port_asym_set_link_width() - Set link width to asymmetric or symmetric * @port: USB4 port * @width: Asymmetric width to configure * * Sets USB4 port link width to @width. Can be called for widths where * usb4_port_asym_width_supported() returned @true.
*/ int usb4_port_asym_set_link_width(struct tb_port *port, enum tb_link_width width)
{
u32 val; int ret;
if (!port->cap_phy) return -EINVAL;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_phy + LANE_ADP_CS_1, 1); if (ret) return ret;
val &= ~LANE_ADP_CS_1_TARGET_WIDTH_ASYM_MASK; switch (width) { case TB_LINK_WIDTH_DUAL:
val |= FIELD_PREP(LANE_ADP_CS_1_TARGET_WIDTH_ASYM_MASK,
LANE_ADP_CS_1_TARGET_WIDTH_ASYM_DUAL); break; case TB_LINK_WIDTH_ASYM_TX:
val |= FIELD_PREP(LANE_ADP_CS_1_TARGET_WIDTH_ASYM_MASK,
LANE_ADP_CS_1_TARGET_WIDTH_ASYM_TX); break; case TB_LINK_WIDTH_ASYM_RX:
val |= FIELD_PREP(LANE_ADP_CS_1_TARGET_WIDTH_ASYM_MASK,
LANE_ADP_CS_1_TARGET_WIDTH_ASYM_RX); break; default: return -EINVAL;
}
/** * usb4_port_asym_start() - Start symmetry change and wait for completion * @port: USB4 port * * Start symmetry change of the link to asymmetric or symmetric * (according to what was previously set in tb_port_set_link_width(). * Wait for completion of the change. * * Returns %0 in case of success, %-ETIMEDOUT if case of timeout or * a negative errno in case of a failure.
*/ int usb4_port_asym_start(struct tb_port *port)
{ int ret;
u32 val;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_19, 1); if (ret) return ret;
val &= ~PORT_CS_19_START_ASYM;
val |= FIELD_PREP(PORT_CS_19_START_ASYM, 1);
ret = tb_port_write(port, &val, TB_CFG_PORT,
port->cap_usb4 + PORT_CS_19, 1); if (ret) return ret;
/* * Wait for PORT_CS_19_START_ASYM to be 0. This means the USB4 * port started the symmetry transition.
*/
ret = usb4_port_wait_for_bit(port, port->cap_usb4 + PORT_CS_19,
PORT_CS_19_START_ASYM, 0, 1000,
USB4_PORT_DELAY); if (ret) return ret;
/* Then wait for the transtion to be completed */ return usb4_port_wait_for_bit(port, port->cap_usb4 + PORT_CS_18,
PORT_CS_18_TIP, 0, 5000, USB4_PORT_DELAY);
}
/** * usb4_port_margining_caps() - Read USB4 port marginig capabilities * @port: USB4 port * @target: Sideband target * @index: Retimer index if taget is %USB4_SB_TARGET_RETIMER * @caps: Array with at least two elements to hold the results * @ncaps: Number of elements in the caps array * * Reads the USB4 port lane margining capabilities into @caps.
*/ int usb4_port_margining_caps(struct tb_port *port, enum usb4_sb_target target,
u8 index, u32 *caps, size_t ncaps)
{ int ret;
ret = usb4_port_sb_op(port, target, index,
USB4_SB_OPCODE_READ_LANE_MARGINING_CAP, 500); if (ret) return ret;
/** * usb4_port_hw_margin() - Run hardware lane margining on port * @port: USB4 port * @target: Sideband target * @index: Retimer index if taget is %USB4_SB_TARGET_RETIMER * @params: Parameters for USB4 hardware margining * @results: Array to hold the results * @nresults: Number of elements in the results array * * Runs hardware lane margining on USB4 port and returns the result in * @results.
*/ int usb4_port_hw_margin(struct tb_port *port, enum usb4_sb_target target,
u8 index, conststruct usb4_port_margining_params *params,
u32 *results, size_t nresults)
{
u32 val; int ret;
if (WARN_ON_ONCE(!params)) return -EINVAL;
val = params->lanes; if (params->time)
val |= USB4_MARGIN_HW_TIME; if (params->right_high || params->upper_eye)
val |= USB4_MARGIN_HW_RHU; if (params->ber_level)
val |= FIELD_PREP(USB4_MARGIN_HW_BER_MASK, params->ber_level); if (params->optional_voltage_offset_range)
val |= USB4_MARGIN_HW_OPT_VOLTAGE;
ret = usb4_port_sb_write(port, target, index, USB4_SB_METADATA, &val, sizeof(val)); if (ret) return ret;
ret = usb4_port_sb_op(port, target, index,
USB4_SB_OPCODE_RUN_HW_LANE_MARGINING, 2500); if (ret) return ret;
/** * usb4_port_sw_margin() - Run software lane margining on port * @port: USB4 port * @target: Sideband target * @index: Retimer index if taget is %USB4_SB_TARGET_RETIMER * @params: Parameters for USB4 software margining * @results: Data word for the operation completion data * * Runs software lane margining on USB4 port. Read back the error * counters by calling usb4_port_sw_margin_errors(). Returns %0 in * success and negative errno otherwise.
*/ int usb4_port_sw_margin(struct tb_port *port, enum usb4_sb_target target,
u8 index, conststruct usb4_port_margining_params *params,
u32 *results)
{
u32 val; int ret;
if (WARN_ON_ONCE(!params)) return -EINVAL;
val = params->lanes; if (params->time)
val |= USB4_MARGIN_SW_TIME; if (params->optional_voltage_offset_range)
val |= USB4_MARGIN_SW_OPT_VOLTAGE; if (params->right_high)
val |= USB4_MARGIN_SW_RH; if (params->upper_eye)
val |= USB4_MARGIN_SW_UPPER_EYE;
val |= FIELD_PREP(USB4_MARGIN_SW_COUNTER_MASK, params->error_counter);
val |= FIELD_PREP(USB4_MARGIN_SW_VT_MASK, params->voltage_time_offset);
ret = usb4_port_sb_write(port, target, index, USB4_SB_METADATA, &val, sizeof(val)); if (ret) return ret;
ret = usb4_port_sb_op(port, target, index,
USB4_SB_OPCODE_RUN_SW_LANE_MARGINING, 2500); if (ret) return ret;
/** * usb4_port_sw_margin_errors() - Read the software margining error counters * @port: USB4 port * @target: Sideband target * @index: Retimer index if taget is %USB4_SB_TARGET_RETIMER * @errors: Error metadata is copied here. * * This reads back the software margining error counters from the port. * Returns %0 in success and negative errno otherwise.
*/ int usb4_port_sw_margin_errors(struct tb_port *port, enum usb4_sb_target target,
u8 index, u32 *errors)
{ int ret;
ret = usb4_port_sb_op(port, target, index,
USB4_SB_OPCODE_READ_SW_MARGIN_ERR, 150); if (ret) return ret;
/** * usb4_port_retimer_set_inbound_sbtx() - Enable sideband channel transactions * @port: USB4 port * @index: Retimer index * * Enables sideband channel transations on SBTX. Can be used when USB4 * link does not go up, for example if there is no device connected.
*/ int usb4_port_retimer_set_inbound_sbtx(struct tb_port *port, u8 index)
{ int ret;
ret = usb4_port_retimer_op(port, index, USB4_SB_OPCODE_SET_INBOUND_SBTX,
500);
if (ret != -ENODEV) return ret;
/* * Per the USB4 retimer spec, the retimer is not required to * send an RT (Retimer Transaction) response for the first * SET_INBOUND_SBTX command
*/ return usb4_port_retimer_op(port, index, USB4_SB_OPCODE_SET_INBOUND_SBTX,
500);
}
/** * usb4_port_retimer_unset_inbound_sbtx() - Disable sideband channel transactions * @port: USB4 port * @index: Retimer index * * Disables sideband channel transations on SBTX. The reverse of * usb4_port_retimer_set_inbound_sbtx().
*/ int usb4_port_retimer_unset_inbound_sbtx(struct tb_port *port, u8 index)
{ return usb4_port_retimer_op(port, index,
USB4_SB_OPCODE_UNSET_INBOUND_SBTX, 500);
}
/** * usb4_port_retimer_is_last() - Is the retimer last on-board retimer * @port: USB4 port * @index: Retimer index * * If the retimer at @index is last one (connected directly to the * Type-C port) this function returns %1. If it is not returns %0. If * the retimer is not present returns %-ENODEV. Otherwise returns * negative errno.
*/ int usb4_port_retimer_is_last(struct tb_port *port, u8 index)
{
u32 metadata; int ret;
ret = usb4_port_retimer_op(port, index, USB4_SB_OPCODE_QUERY_LAST_RETIMER,
500); if (ret) return ret;
ret = usb4_port_sb_read(port, USB4_SB_TARGET_RETIMER, index,
USB4_SB_METADATA, &metadata, sizeof(metadata)); return ret ? ret : metadata & 1;
}
/** * usb4_port_retimer_is_cable() - Is the retimer cable retimer * @port: USB4 port * @index: Retimer index * * If the retimer at @index is last cable retimer this function returns * %1 and %0 if it is on-board retimer. In case a retimer is not present * at @index returns %-ENODEV. Otherwise returns negative errno.
*/ int usb4_port_retimer_is_cable(struct tb_port *port, u8 index)
{
u32 metadata; int ret;
ret = usb4_port_retimer_op(port, index, USB4_SB_OPCODE_QUERY_CABLE_RETIMER,
500); if (ret) return ret;
ret = usb4_port_sb_read(port, USB4_SB_TARGET_RETIMER, index,
USB4_SB_METADATA, &metadata, sizeof(metadata)); return ret ? ret : metadata & 1;
}
/** * usb4_port_retimer_nvm_sector_size() - Read retimer NVM sector size * @port: USB4 port * @index: Retimer index * * Reads NVM sector size (in bytes) of a retimer at @index. This * operation can be used to determine whether the retimer supports NVM * upgrade for example. Returns sector size in bytes or negative errno * in case of error. Specifically returns %-ENODEV if there is no * retimer at @index.
*/ int usb4_port_retimer_nvm_sector_size(struct tb_port *port, u8 index)
{
u32 metadata; int ret;
ret = usb4_port_retimer_op(port, index, USB4_SB_OPCODE_GET_NVM_SECTOR_SIZE,
500); if (ret) return ret;
ret = usb4_port_sb_read(port, USB4_SB_TARGET_RETIMER, index,
USB4_SB_METADATA, &metadata, sizeof(metadata)); return ret ? ret : metadata & USB4_NVM_SECTOR_SIZE_MASK;
}
/** * usb4_port_retimer_nvm_set_offset() - Set NVM write offset * @port: USB4 port * @index: Retimer index * @address: Start offset * * Exlicitly sets NVM write offset. Normally when writing to NVM this is * done automatically by usb4_port_retimer_nvm_write(). * * Returns %0 in success and negative errno if there was a failure.
*/ int usb4_port_retimer_nvm_set_offset(struct tb_port *port, u8 index, unsignedint address)
{
u32 metadata, dwaddress; int ret;
/** * usb4_port_retimer_nvm_write() - Write to retimer NVM * @port: USB4 port * @index: Retimer index * @address: Byte address where to start the write * @buf: Data to write * @size: Size in bytes how much to write * * Writes @size bytes from @buf to the retimer NVM. Used for NVM * upgrade. Returns %0 if the data was written successfully and negative * errno in case of failure. Specifically returns %-ENODEV if there is * no retimer at @index.
*/ int usb4_port_retimer_nvm_write(struct tb_port *port, u8 index, unsignedint address, constvoid *buf, size_t size)
{ struct retimer_info info = { .port = port, .index = index }; int ret;
ret = usb4_port_retimer_nvm_set_offset(port, index, address); if (ret) return ret;
/** * usb4_port_retimer_nvm_authenticate() - Start retimer NVM upgrade * @port: USB4 port * @index: Retimer index * * After the new NVM image has been written via usb4_port_retimer_nvm_write() * this function can be used to trigger the NVM upgrade process. If * successful the retimer restarts with the new NVM and may not have the * index set so one needs to call usb4_port_enumerate_retimers() to * force index to be assigned.
*/ int usb4_port_retimer_nvm_authenticate(struct tb_port *port, u8 index)
{
u32 val;
/* * We need to use the raw operation here because once the * authentication completes the retimer index is not set anymore * so we do not get back the status now.
*/
val = USB4_SB_OPCODE_NVM_AUTH_WRITE; return usb4_port_sb_write(port, USB4_SB_TARGET_RETIMER, index,
USB4_SB_OPCODE, &val, sizeof(val));
}
/** * usb4_port_retimer_nvm_authenticate_status() - Read status of NVM upgrade * @port: USB4 port * @index: Retimer index * @status: Raw status code read from metadata * * This can be called after usb4_port_retimer_nvm_authenticate() and * usb4_port_enumerate_retimers() to fetch status of the NVM upgrade. * * Returns %0 if the authentication status was successfully read. The * completion metadata (the result) is then stored into @status. If * reading the status fails, returns negative errno.
*/ int usb4_port_retimer_nvm_authenticate_status(struct tb_port *port, u8 index,
u32 *status)
{
u32 metadata, val; int ret;
ret = usb4_port_sb_read(port, USB4_SB_TARGET_RETIMER, index,
USB4_SB_OPCODE, &val, sizeof(val)); if (ret) return ret;
ret = usb4_port_sb_opcode_err_to_errno(val); switch (ret) { case 0:
*status = 0; return 0;
case -EAGAIN:
ret = usb4_port_sb_read(port, USB4_SB_TARGET_RETIMER, index,
USB4_SB_METADATA, &metadata, sizeof(metadata)); if (ret) return ret;
/** * usb4_port_retimer_nvm_read() - Read contents of retimer NVM * @port: USB4 port * @index: Retimer index * @address: NVM address (in bytes) to start reading * @buf: Data read from NVM is stored here * @size: Number of bytes to read * * Reads retimer NVM and copies the contents to @buf. Returns %0 if the * read was successful and negative errno in case of failure. * Specifically returns %-ENODEV if there is no retimer at @index.
*/ int usb4_port_retimer_nvm_read(struct tb_port *port, u8 index, unsignedint address, void *buf, size_t size)
{ struct retimer_info info = { .port = port, .index = index };
staticinlineunsignedint
usb4_usb3_port_max_bandwidth(conststruct tb_port *port, unsignedint bw)
{ /* Take the possible bandwidth limitation into account */ if (port->max_bw) return min(bw, port->max_bw); return bw;
}
/** * usb4_usb3_port_max_link_rate() - Maximum support USB3 link rate * @port: USB3 adapter port * * Return maximum supported link rate of a USB3 adapter in Mb/s. * Negative errno in case of error.
*/ int usb4_usb3_port_max_link_rate(struct tb_port *port)
{ int ret, lr;
u32 val;
if (!tb_port_is_usb3_down(port) && !tb_port_is_usb3_up(port)) return -EINVAL;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_adap + ADP_USB3_CS_4, 1); if (ret) return ret;
lr = (val & ADP_USB3_CS_4_MSLR_MASK) >> ADP_USB3_CS_4_MSLR_SHIFT;
ret = lr == ADP_USB3_CS_4_MSLR_20G ? 20000 : 10000;
if (!tb_port_is_usb3_down(port)) return -EINVAL; if (tb_route(port->sw)) return -EINVAL;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_adap + ADP_USB3_CS_2, 1); if (ret) return ret;
if (request)
val |= ADP_USB3_CS_2_CMR; else
val &= ~ADP_USB3_CS_2_CMR;
ret = tb_port_write(port, &val, TB_CFG_PORT,
port->cap_adap + ADP_USB3_CS_2, 1); if (ret) return ret;
/* * We can use val here directly as the CMR bit is in the same place * as HCA. Just mask out others.
*/
val &= ADP_USB3_CS_2_CMR; return usb4_port_wait_for_bit(port, port->cap_adap + ADP_USB3_CS_1,
ADP_USB3_CS_1_HCA, val, 1500,
USB4_PORT_DELAY);
}
/** * usb4_usb3_port_allocated_bandwidth() - Bandwidth allocated for USB3 * @port: USB3 adapter port * @upstream_bw: Allocated upstream bandwidth is stored here * @downstream_bw: Allocated downstream bandwidth is stored here * * Stores currently allocated USB3 bandwidth into @upstream_bw and * @downstream_bw in Mb/s. Returns %0 in case of success and negative * errno in failure.
*/ int usb4_usb3_port_allocated_bandwidth(struct tb_port *port, int *upstream_bw, int *downstream_bw)
{ int ret;
ret = usb4_usb3_port_set_cm_request(port); if (ret) return ret;
ret = usb4_usb3_port_read_allocated_bandwidth(port, upstream_bw,
downstream_bw);
usb4_usb3_port_clear_cm_request(port);
return ret;
}
staticint usb4_usb3_port_read_consumed_bandwidth(struct tb_port *port, int *upstream_bw, int *downstream_bw)
{
u32 val, bw, scale; int ret;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_adap + ADP_USB3_CS_1, 1); if (ret) return ret;
ret = tb_port_read(port, &scale, TB_CFG_PORT,
port->cap_adap + ADP_USB3_CS_3, 1); if (ret) return ret;
scale &= ADP_USB3_CS_3_SCALE_MASK;
bw = val & ADP_USB3_CS_1_CUBW_MASK;
*upstream_bw = usb3_bw_to_mbps(bw, scale);
/** * usb4_usb3_port_allocate_bandwidth() - Allocate bandwidth for USB3 * @port: USB3 adapter port * @upstream_bw: New upstream bandwidth * @downstream_bw: New downstream bandwidth * * This can be used to set how much bandwidth is allocated for the USB3 * tunneled isochronous traffic. @upstream_bw and @downstream_bw are the * new values programmed to the USB3 adapter allocation registers. If * the values are lower than what is currently consumed the allocation * is set to what is currently consumed instead (consumed bandwidth * cannot be taken away by CM). The actual new values are returned in * @upstream_bw and @downstream_bw. * * Returns %0 in case of success and negative errno if there was a * failure.
*/ int usb4_usb3_port_allocate_bandwidth(struct tb_port *port, int *upstream_bw, int *downstream_bw)
{ int ret, consumed_up, consumed_down, allocate_up, allocate_down;
ret = usb4_usb3_port_set_cm_request(port); if (ret) return ret;
ret = usb4_usb3_port_read_consumed_bandwidth(port, &consumed_up,
&consumed_down); if (ret) goto err_request;
/* Don't allow it go lower than what is consumed */
allocate_up = max(*upstream_bw, consumed_up);
allocate_down = max(*downstream_bw, consumed_down);
ret = usb4_usb3_port_write_allocated_bandwidth(port, allocate_up,
allocate_down); if (ret) goto err_request;
/** * usb4_usb3_port_release_bandwidth() - Release allocated USB3 bandwidth * @port: USB3 adapter port * @upstream_bw: New allocated upstream bandwidth * @downstream_bw: New allocated downstream bandwidth * * Releases USB3 allocated bandwidth down to what is actually consumed. * The new bandwidth is returned in @upstream_bw and @downstream_bw. * * Returns 0% in success and negative errno in case of failure.
*/ int usb4_usb3_port_release_bandwidth(struct tb_port *port, int *upstream_bw, int *downstream_bw)
{ int ret, consumed_up, consumed_down;
ret = usb4_usb3_port_set_cm_request(port); if (ret) return ret;
ret = usb4_usb3_port_read_consumed_bandwidth(port, &consumed_up,
&consumed_down); if (ret) goto err_request;
/* * Always keep 900 Mb/s to make sure xHCI has at least some * bandwidth available for isochronous traffic.
*/ if (consumed_up < 900)
consumed_up = 900; if (consumed_down < 900)
consumed_down = 900;
ret = usb4_usb3_port_write_allocated_bandwidth(port, consumed_up,
consumed_down); if (ret) goto err_request;
staticbool is_usb4_dpin(conststruct tb_port *port)
{ if (!tb_port_is_dpin(port)) returnfalse; if (!tb_switch_is_usb4(port->sw)) returnfalse; returntrue;
}
/** * usb4_dp_port_set_cm_id() - Assign CM ID to the DP IN adapter * @port: DP IN adapter * @cm_id: CM ID to assign * * Sets CM ID for the @port. Returns %0 on success and negative errno * otherwise. Speficially returns %-EOPNOTSUPP if the @port does not * support this.
*/ int usb4_dp_port_set_cm_id(struct tb_port *port, int cm_id)
{
u32 val; int ret;
if (!is_usb4_dpin(port)) return -EOPNOTSUPP;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_adap + ADP_DP_CS_2, 1); if (ret) return ret;
val &= ~ADP_DP_CS_2_CM_ID_MASK;
val |= cm_id << ADP_DP_CS_2_CM_ID_SHIFT;
/** * usb4_dp_port_bandwidth_mode_supported() - Is the bandwidth allocation mode * supported * @port: DP IN adapter to check * * Can be called to any DP IN adapter. Returns true if the adapter * supports USB4 bandwidth allocation mode, false otherwise.
*/ bool usb4_dp_port_bandwidth_mode_supported(struct tb_port *port)
{ int ret;
u32 val;
if (!is_usb4_dpin(port)) returnfalse;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_adap + DP_LOCAL_CAP, 1); if (ret) returnfalse;
return !!(val & DP_COMMON_CAP_BW_MODE);
}
/** * usb4_dp_port_bandwidth_mode_enabled() - Is the bandwidth allocation mode * enabled * @port: DP IN adapter to check * * Can be called to any DP IN adapter. Returns true if the bandwidth * allocation mode has been enabled, false otherwise.
*/ bool usb4_dp_port_bandwidth_mode_enabled(struct tb_port *port)
{ int ret;
u32 val;
if (!is_usb4_dpin(port)) returnfalse;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_adap + ADP_DP_CS_8, 1); if (ret) returnfalse;
return !!(val & ADP_DP_CS_8_DPME);
}
/** * usb4_dp_port_set_cm_bandwidth_mode_supported() - Set/clear CM support for * bandwidth allocation mode * @port: DP IN adapter * @supported: Does the CM support bandwidth allocation mode * * Can be called to any DP IN adapter. Sets or clears the CM support bit * of the DP IN adapter. Returns %0 in success and negative errno * otherwise. Specifically returns %-OPNOTSUPP if the passed in adapter * does not support this.
*/ int usb4_dp_port_set_cm_bandwidth_mode_supported(struct tb_port *port, bool supported)
{
u32 val; int ret;
if (!is_usb4_dpin(port)) return -EOPNOTSUPP;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_adap + ADP_DP_CS_2, 1); if (ret) return ret;
if (supported)
val |= ADP_DP_CS_2_CMMS; else
val &= ~ADP_DP_CS_2_CMMS;
/** * usb4_dp_port_group_id() - Return Group ID assigned for the adapter * @port: DP IN adapter * * Reads bandwidth allocation Group ID from the DP IN adapter and * returns it. If the adapter does not support setting Group_ID * %-EOPNOTSUPP is returned.
*/ int usb4_dp_port_group_id(struct tb_port *port)
{
u32 val; int ret;
if (!is_usb4_dpin(port)) return -EOPNOTSUPP;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_adap + ADP_DP_CS_2, 1); if (ret) return ret;
/** * usb4_dp_port_set_group_id() - Set adapter Group ID * @port: DP IN adapter * @group_id: Group ID for the adapter * * Sets bandwidth allocation mode Group ID for the DP IN adapter. * Returns %0 in case of success and negative errno otherwise. * Specifically returns %-EOPNOTSUPP if the adapter does not support * this.
*/ int usb4_dp_port_set_group_id(struct tb_port *port, int group_id)
{
u32 val; int ret;
if (!is_usb4_dpin(port)) return -EOPNOTSUPP;
ret = tb_port_read(port, &val, TB_CFG_PORT,
port->cap_adap + ADP_DP_CS_2, 1); if (ret) return ret;
val &= ~ADP_DP_CS_2_GROUP_ID_MASK;
val |= group_id << ADP_DP_CS_2_GROUP_ID_SHIFT;
Die Informationen auf dieser Webseite wurden
nach bestem Wissen sorgfältig zusammengestellt. Es wird jedoch weder Vollständigkeit, noch Richtigkeit,
noch Qualität der bereit gestellten Informationen zugesichert.
Bemerkung:
Die farbliche Syntaxdarstellung und die Messung sind noch experimentell.