// SPDX-License-Identifier: GPL-2.0 /* * Intel Alder Lake PCH pinctrl/GPIO driver * * Copyright (C) 2020, 2022 Intel Corporation * Author: Andy Shevchenko <andriy.shevchenko@linux.intel.com> #include <linux/mod_devicetable.h>#include <linux/module.h>#include <linux/platform_device.h>#include <linux/pm.h>#include <linux/pinctrl/pinctrl.h>#include "pinctrl-intel.h" #define ADL_N_PAD_OWN 0 x020#define ADL_N_PADCFGLOCK 0 x080#define ADL_N_HOSTSW_OWN 0 x0b0#define ADL_N_GPI_IS 0 x100#define ADL_N_GPI_IE 0 x120#define ADL_S_PAD_OWN 0 x0a0#define ADL_S_PADCFGLOCK 0 x110#define ADL_S_HOSTSW_OWN 0 x150#define ADL_S_GPI_IS 0 x200#define ADL_S_GPI_IE 0 x220#define ADL_GPP(r, s, e, g) \1 ), \#define ADL_N_COMMUNITY(b, s, e, g) \#define ADL_S_COMMUNITY(b, s, e, g) \/* Alder Lake-N */ static const struct pinctrl_pin_desc adln_pins[] = {/* GPP_B */ 0 , "CORE_VID_0" ),1 , "CORE_VID_1" ),2 , "GPPC_B_2" ),3 , "GPPC_B_3" ),4 , "GPPC_B_4" ),5 , "GPPC_B_5" ),6 , "GPPC_B_6" ),7 , "GPPC_B_7" ),8 , "GPPC_B_8" ),9 , "GPPC_B_9" ),10 , "GPPC_B_10" ),11 , "GPPC_B_11" ),12 , "SLP_S0B" ),13 , "PLTRSTB" ),14 , "GPPC_B_14" ),15 , "GPPC_B_15" ),16 , "GPPC_B_16" ),17 , "GPPC_B_17" ),18 , "GPPC_B_18" ),19 , "GPPC_B_19" ),20 , "GPPC_B_20" ),21 , "GPPC_B_21" ),22 , "GPPC_B_22" ),23 , "GPPC_B_23" ),24 , "GSPI0_CLK_LOOPBK" ),25 , "GSPI1_CLK_LOOPBK" ),/* GPP_T */ 26 , "GPPC_T_0" ),27 , "GPPC_T_1" ),28 , "FUSA_DIAGTEST_EN" ),29 , "FUSA_DIAGTEST_MODE" ),30 , "GPPC_T_4" ),31 , "GPPC_T_5" ),32 , "GPPC_T_6" ),33 , "GPPC_T_7" ),34 , "GPPC_T_8" ),35 , "GPPC_T_9" ),36 , "GPPC_T_10" ),37 , "GPPC_T_11" ),38 , "GPPC_T_12" ),39 , "GPPC_T_13" ),40 , "GPPC_T_14" ),41 , "GPPC_T_15" ),/* GPP_A */ 42 , "ESPI_IO_0" ),43 , "ESPI_IO_1" ),44 , "ESPI_IO_2" ),45 , "ESPI_IO_3" ),46 , "ESPI_CS0B" ),47 , "ESPI_ALERT0B" ),48 , "ESPI_ALERT1B" ),49 , "GPPC_A_7" ),50 , "GPPC_A_8" ),51 , "ESPI_CLK" ),52 , "ESPI_RESETB" ),53 , "GPPC_A_11" ),54 , "GPPC_A_12" ),55 , "GPPC_A_13" ),56 , "GPPC_A_14" ),57 , "GPPC_A_15" ),58 , "GPPC_A_16" ),59 , "GPPC_A_17" ),60 , "GPPC_A_18" ),61 , "GPPC_A_19" ),62 , "GPPC_A_20" ),63 , "GPPC_A_21" ),64 , "GPPC_A_22" ),65 , "ESPI_CS1B" ),66 , "ESPI_CLK_LOOPBK" ),/* GPP_S */ 67 , "GPP_S_0" ),68 , "GPP_S_1" ),69 , "GPP_S_2" ),70 , "GPP_S_3" ),71 , "GPP_S_4" ),72 , "GPP_S_5" ),73 , "GPP_S_6" ),74 , "GPP_S_7" ),/* GPP_I */ 75 , "GPP_F_0_CNV_BRI_DT_UART0_RTSB" ),76 , "GPP_F_1_CNV_BRI_RSP_UART0_RXD" ),77 , "GPP_F_2_CNV_RGI_DT_UART0_TXD" ),78 , "GPP_F_3_CNV_RGI_RSP_UART0_CTSB" ),79 , "GPP_F_4_CNV_RF_RESET_B" ),80 , "GPP_F_5_MODEM_CLKREQ" ),81 , "GPP_F_6_CNV_PA_BLANKING" ),82 , "GPP_F_7_EMMC_CMD" ),83 , "GPP_F_8_EMMC_DATA0" ),84 , "GPP_F_9_EMMC_DATA1" ),85 , "GPP_F_10_EMMC_DATA2" ),86 , "GPP_F_11_EMMC_DATA3" ),87 , "GPP_F_12_EMMC_DATA4" ),88 , "GPP_F_13_EMMC_DATA5" ),89 , "GPP_F_14_EMMC_DATA6" ),90 , "GPP_F_15_EMMC_DATA7" ),91 , "GPP_F_16_EMMC_RCLK" ),92 , "GPP_F_17_EMMC_CLK" ),93 , "GPP_F_18_EMMC_RESETB" ),94 , "GPP_F_19_A4WP_PRESENT" ),/* GPP_H */ 95 , "GPPC_H_0" ),96 , "GPPC_H_1" ),97 , "GPPC_H_2" ),98 , "GPPC_H_3" ),99 , "GPPC_H_4" ),100 , "GPPC_H_5" ),101 , "GPPC_H_6" ),102 , "GPPC_H_7" ),103 , "GPPC_H_8" ),104 , "GPPC_H_9" ),105 , "GPPC_H_10" ),106 , "GPPC_H_11" ),107 , "I2C7_SDA" ),108 , "I2C7_SCL" ),109 , "GPPC_H_14" ),110 , "GPPC_H_15" ),111 , "GPPC_H_16" ),112 , "GPPC_H_17" ),113 , "CPU_C10_GATEB" ),114 , "GPPC_H_19" ),115 , "GPPC_H_20" ),116 , "GPPC_H_21" ),117 , "GPPC_H_22" ),118 , "GPPC_H_23" ),/* GPP_D */ 119 , "GPPC_D_0" ),120 , "GPPC_D_1" ),121 , "GPPC_D_2" ),122 , "GPPC_D_3" ),123 , "GPPC_D_4" ),124 , "GPPC_D_5" ),125 , "GPPC_D_6" ),126 , "GPPC_D_7" ),127 , "GPPC_D_8" ),128 , "BSSB_LS2_RX" ),129 , "BSSB_LS2_TX" ),130 , "BSSB_LS3_RX" ),131 , "BSSB_LS3_TX" ),132 , "GPPC_D_13" ),133 , "GPPC_D_14" ),134 , "GPPC_D_15" ),135 , "GPPC_D_16" ),136 , "GPPC_D_17" ),137 , "GPPC_D_18" ),138 , "GPPC_D_19" ),139 , "GSPI2_CLK_LOOPBK" ),/* vGPIO */ 140 , "CNV_BTEN" ),141 , "CNV_BT_HOST_WAKEB" ),142 , "CNV_BT_IF_SELECT" ),143 , "vCNV_BT_UART_TXD" ),144 , "vCNV_BT_UART_RXD" ),145 , "vCNV_BT_UART_CTS_B" ),146 , "vCNV_BT_UART_RTS_B" ),147 , "vCNV_MFUART1_TXD" ),148 , "vCNV_MFUART1_RXD" ),149 , "vCNV_MFUART1_CTS_B" ),150 , "vCNV_MFUART1_RTS_B" ),151 , "vUART0_TXD" ),152 , "vUART0_RXD" ),153 , "vUART0_CTS_B" ),154 , "vUART0_RTS_B" ),155 , "vISH_UART0_TXD" ),156 , "vISH_UART0_RXD" ),157 , "vISH_UART0_CTS_B" ),158 , "vISH_UART0_RTS_B" ),159 , "vCNV_BT_I2S_BCLK" ),160 , "vCNV_BT_I2S_WS_SYNC" ),161 , "vCNV_BT_I2S_SDO" ),162 , "vCNV_BT_I2S_SDI" ),163 , "vI2S2_SCLK" ),164 , "vI2S2_SFRM" ),165 , "vI2S2_TXD" ),166 , "vI2S2_RXD" ),167 , "THC0_WOT_INT" ),168 , "THC1_WOT_INT" ),/* GPP_C */ 169 , "SMBCLK" ),170 , "SMBDATA" ),171 , "SMBALERTB" ),172 , "SML0CLK" ),173 , "SML0DATA" ),174 , "GPPC_C_5" ),175 , "GPPC_C_6" ),176 , "GPPC_C_7" ),177 , "GPPC_C_8" ),178 , "GPPC_C_9" ),179 , "GPPC_C_10" ),180 , "GPPC_C_11" ),181 , "GPPC_C_12" ),182 , "GPPC_C_13" ),183 , "GPPC_C_14" ),184 , "GPPC_C_15" ),185 , "GPPC_C_16" ),186 , "GPPC_C_17" ),187 , "GPPC_C_18" ),188 , "GPPC_C_19" ),189 , "GPPC_C_20" ),190 , "GPPC_C_21" ),191 , "GPPC_C_22" ),192 , "GPPC_C_23" ),/* GPP_F */ 193 , "CNV_BRI_DT" ),194 , "CNV_BRI_RSP" ),195 , "CNV_RGI_DT" ),196 , "CNV_RGI_RSP" ),197 , "CNV_RF_RESET_B" ),198 , "MODEM_CLKREQ" ),199 , "GPPC_F_6" ),200 , "GPPC_F_7" ),201 , "GPPC_F_8" ),202 , "BOOTMPC" ),203 , "GPPC_F_10" ),204 , "GPPC_F_11" ),205 , "GPPC_F_12" ),206 , "GPPC_F_13" ),207 , "GPPC_F_14" ),208 , "GPPC_F_15" ),209 , "GPPC_F_16" ),210 , "GPPC_F_17" ),211 , "GPPC_F_18" ),212 , "GPPC_F_19" ),213 , "EXT_PWR_GATEB" ),214 , "EXT_PWR_GATE2B" ),215 , "GPPC_F_22" ),216 , "GPPC_F_23" ),217 , "GPPF_CLK_LOOPBACK" ),/* HVCMOS */ 218 , "L_BKLTEN" ),219 , "L_BKLTCTL" ),220 , "L_VDDEN" ),221 , "SYS_PWROK" ),222 , "SYS_RESETB" ),223 , "MLK_RSTB" ),/* GPP_E */ 224 , "GPPC_E_0" ),225 , "GPPC_E_1" ),226 , "GPPC_E_2" ),227 , "GPPC_E_3" ),228 , "GPPC_E_4" ),229 , "GPPC_E_5" ),230 , "GPPC_E_6" ),231 , "GPPC_E_7" ),232 , "GPPC_E_8" ),233 , "GPPC_E_9" ),234 , "GPPC_E_10" ),235 , "GPPC_E_11" ),236 , "GPPC_E_12" ),237 , "GPPC_E_13" ),238 , "GPPC_E_14" ),239 , "FIVR_DIGPB_0" ),240 , "FIVR_DIGPB_1" ),241 , "GPPC_E_17" ),242 , "BSSB_LS0_RX" ),243 , "BSSB_LS0_TX" ),244 , "BSSB_LS1_RX" ),245 , "BSSB_LS1_TX" ),246 , "DNX_FORCE_RELOAD" ),247 , "GPPC_E_23" ),248 , "GPPE_CLK_LOOPBACK" ),/* GPP_R */ 249 , "HDA_BCLK" ),250 , "HDA_SYNC" ),251 , "HDA_SDO" ),252 , "HDA_SDI_0" ),253 , "HDA_RSTB" ),254 , "GPP_R_5" ),255 , "GPP_R_6" ),256 , "GPP_R_7" ),static const struct intel_padgroup adln_community0_gpps[] = {0 , 0 , 25 , 0 ), /* GPP_B */ 1 , 26 , 41 , 32 ), /* GPP_T */ 2 , 42 , 66 , 64 ), /* GPP_A */ static const struct intel_padgroup adln_community1_gpps[] = {0 , 67 , 74 , 96 ), /* GPP_S */ 1 , 75 , 94 , 128 ), /* GPP_I */ 2 , 95 , 118 , 160 ), /* GPP_H */ 3 , 119 , 139 , 192 ), /* GPP_D */ 4 , 140 , 168 , 224 ), /* vGPIO */ static const struct intel_padgroup adln_community4_gpps[] = {0 , 169 , 192 , 256 ), /* GPP_C */ 1 , 193 , 217 , 288 ), /* GPP_F */ 2 , 218 , 223 , INTEL_GPIO_BASE_NOMAP), /* HVCMOS */ 3 , 224 , 248 , 320 ), /* GPP_E */ static const struct intel_padgroup adln_community5_gpps[] = {0 , 249 , 256 , 352 ), /* GPP_R */ static const struct intel_community adln_communities[] = {0 , 0 , 66 , adln_community0_gpps),1 , 67 , 168 , adln_community1_gpps),2 , 169 , 248 , adln_community4_gpps),3 , 249 , 256 , adln_community5_gpps),static const struct intel_pinctrl_soc_data adln_soc_data = {/* Alder Lake-S */ static const struct pinctrl_pin_desc adls_pins[] = {/* GPP_I */ 0 , "EXT_PWR_GATEB" ),1 , "DDSP_HPD_1" ),2 , "DDSP_HPD_2" ),3 , "DDSP_HPD_3" ),4 , "DDSP_HPD_4" ),5 , "DDPB_CTRLCLK" ),6 , "DDPB_CTRLDATA" ),7 , "DDPC_CTRLCLK" ),8 , "DDPC_CTRLDATA" ),9 , "GSPI0_CS1B" ),10 , "GSPI1_CS1B" ),11 , "USB2_OCB_4" ),12 , "USB2_OCB_5" ),13 , "USB2_OCB_6" ),14 , "USB2_OCB_7" ),15 , "GSPI0_CS0B" ),16 , "GSPI0_CLK" ),17 , "GSPI0_MISO" ),18 , "GSPI0_MOSI" ),19 , "GSPI1_CS0B" ),20 , "GSPI1_CLK" ),21 , "GSPI1_MISO" ),22 , "GSPI1_MOSI" ),23 , "GSPI0_CLK_LOOPBK" ),24 , "GSPI1_CLK_LOOPBK" ),/* GPP_R */ 25 , "HDA_BCLK" ),26 , "HDA_SYNC" ),27 , "HDA_SDO" ),28 , "HDA_SDI_0" ),29 , "HDA_RSTB" ),30 , "HDA_SDI_1" ),31 , "GPP_R_6" ),32 , "GPP_R_7" ),33 , "GPP_R_8" ),34 , "DDSP_HPD_A" ),35 , "DDSP_HPD_B" ),36 , "DDSP_HPD_C" ),37 , "ISH_SPI_CSB" ),38 , "ISH_SPI_CLK" ),39 , "ISH_SPI_MISO" ),40 , "ISH_SPI_MOSI" ),41 , "DDP1_CTRLCLK" ),42 , "DDP1_CTRLDATA" ),43 , "DDP2_CTRLCLK" ),44 , "DDP2_CTRLDATA" ),45 , "DDPA_CTRLCLK" ),46 , "DDPA_CTRLDATA" ),47 , "GSPI2_CLK_LOOPBK" ),/* GPP_J */ 48 , "CNV_PA_BLANKING" ),49 , "CPU_C10_GATEB" ),50 , "CNV_BRI_DT" ),51 , "CNV_BRI_RSP" ),52 , "CNV_RGI_DT" ),53 , "CNV_RGI_RSP" ),54 , "CNV_MFUART2_RXD" ),55 , "CNV_MFUART2_TXD" ),56 , "SRCCLKREQB_16" ),57 , "SRCCLKREQB_17" ),58 , "BSSB_LS_RX" ),59 , "BSSB_LS_TX" ),/* vGPIO */ 60 , "CNV_BTEN" ),61 , "CNV_BT_HOST_WAKEB" ),62 , "CNV_BT_IF_SELECT" ),63 , "vCNV_BT_UART_TXD" ),64 , "vCNV_BT_UART_RXD" ),65 , "vCNV_BT_UART_CTS_B" ),66 , "vCNV_BT_UART_RTS_B" ),67 , "vCNV_MFUART1_TXD" ),68 , "vCNV_MFUART1_RXD" ),69 , "vCNV_MFUART1_CTS_B" ),70 , "vCNV_MFUART1_RTS_B" ),71 , "vUART0_TXD" ),72 , "vUART0_RXD" ),73 , "vUART0_CTS_B" ),74 , "vUART0_RTS_B" ),75 , "vISH_UART0_TXD" ),76 , "vISH_UART0_RXD" ),77 , "vISH_UART0_CTS_B" ),78 , "vISH_UART0_RTS_B" ),79 , "vCNV_BT_I2S_BCLK" ),80 , "vCNV_BT_I2S_WS_SYNC" ),81 , "vCNV_BT_I2S_SDO" ),82 , "vCNV_BT_I2S_SDI" ),83 , "vI2S2_SCLK" ),84 , "vI2S2_SFRM" ),85 , "vI2S2_TXD" ),86 , "vI2S2_RXD" ),/* vGPIO_0 */ 87 , "ESPI_USB_OCB_0" ),88 , "ESPI_USB_OCB_1" ),89 , "ESPI_USB_OCB_2" ),90 , "ESPI_USB_OCB_3" ),91 , "USB_CPU_OCB_0" ),92 , "USB_CPU_OCB_1" ),93 , "USB_CPU_OCB_2" ),94 , "USB_CPU_OCB_3" ),/* GPP_B */ 95 , "PCIE_LNK_DOWN" ),96 , "ISH_UART0_RTSB" ),97 , "VRALERTB" ),98 , "CPU_GP_2" ),99 , "CPU_GP_3" ),100 , "SX_EXIT_HOLDOFFB" ),101 , "CLKOUT_48" ),102 , "ISH_GP_7" ),103 , "ISH_GP_0" ),104 , "ISH_GP_1" ),105 , "ISH_GP_2" ),106 , "I2S_MCLK" ),107 , "SLP_S0B" ),108 , "PLTRSTB" ),109 , "SPKR" ),110 , "ISH_GP_3" ),111 , "ISH_GP_4" ),112 , "ISH_GP_5" ),113 , "PMCALERTB" ),114 , "FUSA_DIAGTEST_EN" ),115 , "FUSA_DIAGTEST_MODE" ),116 , "GPP_B_21" ),117 , "GPP_B_22" ),118 , "SML1ALERTB" ),/* GPP_G */ 119 , "GPP_G_0" ),120 , "GPP_G_1" ),121 , "DNX_FORCE_RELOAD" ),122 , "GMII_MDC_0" ),123 , "GMII_MDIO_0" ),124 , "SLP_DRAMB" ),125 , "GPP_G_6" ),126 , "GPP_G_7" ),/* GPP_H */ 127 , "SRCCLKREQB_18" ),128 , "GPP_H_1" ),129 , "SRCCLKREQB_8" ),130 , "SRCCLKREQB_9" ),131 , "SRCCLKREQB_10" ),132 , "SRCCLKREQB_11" ),133 , "SRCCLKREQB_12" ),134 , "SRCCLKREQB_13" ),135 , "SRCCLKREQB_14" ),136 , "SRCCLKREQB_15" ),137 , "SML2CLK" ),138 , "SML2DATA" ),139 , "SML2ALERTB" ),140 , "SML3CLK" ),141 , "SML3DATA" ),142 , "SML3ALERTB" ),143 , "SML4CLK" ),144 , "SML4DATA" ),145 , "SML4ALERTB" ),146 , "ISH_I2C0_SDA" ),147 , "ISH_I2C0_SCL" ),148 , "ISH_I2C1_SDA" ),149 , "ISH_I2C1_SCL" ),150 , "TIME_SYNC_0" ),/* SPI0 */ 151 , "SPI0_IO_2" ),152 , "SPI0_IO_3" ),153 , "SPI0_MOSI_IO_0" ),154 , "SPI0_MISO_IO_1" ),155 , "SPI0_TPM_CSB" ),156 , "SPI0_FLASH_0_CSB" ),157 , "SPI0_FLASH_1_CSB" ),158 , "SPI0_CLK" ),159 , "SPI0_CLK_LOOPBK" ),/* GPP_A */ 160 , "ESPI_IO_0" ),161 , "ESPI_IO_1" ),162 , "ESPI_IO_2" ),163 , "ESPI_IO_3" ),164 , "ESPI_CS0B" ),165 , "ESPI_CLK" ),166 , "ESPI_RESETB" ),167 , "ESPI_CS1B" ),168 , "ESPI_CS2B" ),169 , "ESPI_CS3B" ),170 , "ESPI_ALERT0B" ),171 , "ESPI_ALERT1B" ),172 , "ESPI_ALERT2B" ),173 , "ESPI_ALERT3B" ),174 , "GPP_A_14" ),175 , "ESPI_CLK_LOOPBK" ),/* GPP_C */ 176 , "SMBCLK" ),177 , "SMBDATA" ),178 , "SMBALERTB" ),179 , "ISH_UART0_RXD" ),180 , "ISH_UART0_TXD" ),181 , "SML0ALERTB" ),182 , "ISH_I2C2_SDA" ),183 , "ISH_I2C2_SCL" ),184 , "UART0_RXD" ),185 , "UART0_TXD" ),186 , "UART0_RTSB" ),187 , "UART0_CTSB" ),188 , "UART1_RXD" ),189 , "UART1_TXD" ),190 , "UART1_RTSB" ),191 , "UART1_CTSB" ),192 , "I2C0_SDA" ),193 , "I2C0_SCL" ),194 , "I2C1_SDA" ),195 , "I2C1_SCL" ),196 , "UART2_RXD" ),197 , "UART2_TXD" ),198 , "UART2_RTSB" ),199 , "UART2_CTSB" ),/* GPP_S */ 200 , "SNDW1_CLK" ),201 , "SNDW1_DATA" ),202 , "SNDW2_CLK" ),203 , "SNDW2_DATA" ),204 , "SNDW3_CLK" ),205 , "SNDW3_DATA" ),206 , "SNDW4_CLK" ),207 , "SNDW4_DATA" ),/* GPP_E */ 208 , "SATAXPCIE_0" ),209 , "SATAXPCIE_1" ),210 , "SATAXPCIE_2" ),211 , "CPU_GP_0" ),212 , "SATA_DEVSLP_0" ),213 , "SATA_DEVSLP_1" ),214 , "SATA_DEVSLP_2" ),215 , "CPU_GP_1" ),216 , "SATA_LEDB" ),217 , "USB2_OCB_0" ),218 , "USB2_OCB_1" ),219 , "USB2_OCB_2" ),220 , "USB2_OCB_3" ),221 , "SPI1_CSB" ),222 , "SPI1_CLK" ),223 , "SPI1_MISO_IO_1" ),224 , "SPI1_MOSI_IO_0" ),225 , "SPI1_IO_2" ),226 , "SPI1_IO_3" ),227 , "GPP_E_19" ),228 , "GPP_E_20" ),229 , "ISH_UART0_CTSB" ),230 , "SPI1_CLK_LOOPBK" ),/* GPP_K */ 231 , "GSXDOUT" ),232 , "GSXSLOAD" ),233 , "GSXDIN" ),234 , "GSXSRESETB" ),235 , "GSXCLK" ),236 , "ADR_COMPLETE" ),237 , "GPP_K_6" ),238 , "GPP_K_7" ),239 , "CORE_VID_0" ),240 , "CORE_VID_1" ),241 , "GPP_K_10" ),242 , "GPP_K_11" ),243 , "SYS_PWROK" ),244 , "SYS_RESETB" ),245 , "MLK_RSTB" ),/* GPP_F */ 246 , "SATAXPCIE_3" ),247 , "SATAXPCIE_4" ),248 , "SATAXPCIE_5" ),249 , "SATAXPCIE_6" ),250 , "SATAXPCIE_7" ),251 , "SATA_DEVSLP_3" ),252 , "SATA_DEVSLP_4" ),253 , "SATA_DEVSLP_5" ),254 , "SATA_DEVSLP_6" ),255 , "SATA_DEVSLP_7" ),256 , "SATA_SCLOCK" ),257 , "SATA_SLOAD" ),258 , "SATA_SDATAOUT1" ),259 , "SATA_SDATAOUT0" ),260 , "PS_ONB" ),261 , "M2_SKT2_CFG_0" ),262 , "M2_SKT2_CFG_1" ),263 , "M2_SKT2_CFG_2" ),264 , "M2_SKT2_CFG_3" ),265 , "L_VDDEN" ),266 , "L_BKLTEN" ),267 , "L_BKLTCTL" ),268 , "VNN_CTRL" ),269 , "GPP_F_23" ),/* GPP_D */ 270 , "SRCCLKREQB_0" ),271 , "SRCCLKREQB_1" ),272 , "SRCCLKREQB_2" ),273 , "SRCCLKREQB_3" ),274 , "SML1CLK" ),275 , "I2S2_SFRM" ),276 , "I2S2_TXD" ),277 , "I2S2_RXD" ),278 , "I2S2_SCLK" ),279 , "SML0CLK" ),280 , "SML0DATA" ),281 , "SRCCLKREQB_4" ),282 , "SRCCLKREQB_5" ),283 , "SRCCLKREQB_6" ),284 , "SRCCLKREQB_7" ),285 , "SML1DATA" ),286 , "GSPI3_CS0B" ),287 , "GSPI3_CLK" ),288 , "GSPI3_MISO" ),289 , "GSPI3_MOSI" ),290 , "UART3_RXD" ),291 , "UART3_TXD" ),292 , "UART3_RTSB" ),293 , "UART3_CTSB" ),294 , "GSPI3_CLK_LOOPBK" ),/* JTAG */ 295 , "JTAG_TDO" ),296 , "JTAGX" ),297 , "PRDYB" ),298 , "PREQB" ),299 , "JTAG_TDI" ),300 , "JTAG_TMS" ),301 , "JTAG_TCK" ),302 , "DBG_PMODE" ),303 , "CPU_TRSTB" ),static const struct intel_padgroup adls_community0_gpps[] = {0 , 0 , 24 , 0 ), /* GPP_I */ 1 , 25 , 47 , 32 ), /* GPP_R */ 2 , 48 , 59 , 64 ), /* GPP_J */ 3 , 60 , 86 , 96 ), /* vGPIO */ 4 , 87 , 94 , 128 ), /* vGPIO_0 */ static const struct intel_padgroup adls_community1_gpps[] = {0 , 95 , 118 , 160 ), /* GPP_B */ 1 , 119 , 126 , 192 ), /* GPP_G */ 2 , 127 , 150 , 224 ), /* GPP_H */ static const struct intel_padgroup adls_community3_gpps[] = {0 , 151 , 159 , INTEL_GPIO_BASE_NOMAP), /* SPI0 */ 1 , 160 , 175 , 256 ), /* GPP_A */ 2 , 176 , 199 , 288 ), /* GPP_C */ static const struct intel_padgroup adls_community4_gpps[] = {0 , 200 , 207 , 320 ), /* GPP_S */ 1 , 208 , 230 , 352 ), /* GPP_E */ 2 , 231 , 245 , 384 ), /* GPP_K */ 3 , 246 , 269 , 416 ), /* GPP_F */ static const struct intel_padgroup adls_community5_gpps[] = {0 , 270 , 294 , 448 ), /* GPP_D */ 1 , 295 , 303 , INTEL_GPIO_BASE_NOMAP), /* JTAG */ static const struct intel_community adls_communities[] = {0 , 0 , 94 , adls_community0_gpps),1 , 95 , 150 , adls_community1_gpps),2 , 151 , 199 , adls_community3_gpps),3 , 200 , 269 , adls_community4_gpps),4 , 270 , 303 , adls_community5_gpps),static const struct intel_pinctrl_soc_data adls_soc_data = {static const struct acpi_device_id adl_pinctrl_acpi_match[] = {"INTC1056" , (kernel_ulong_t)&adls_soc_data },"INTC1057" , (kernel_ulong_t)&adln_soc_data },"INTC1085" , (kernel_ulong_t)&adls_soc_data },static struct platform_driver adl_pinctrl_driver = {"alderlake-pinctrl" ,"Andy Shevchenko <andriy.shevchenko@linux.intel.com>" );"Intel Alder Lake PCH pinctrl/GPIO driver" );"GPL v2" );"PINCTRL_INTEL" );
Messung V0.5 in Prozent C=96 H=94 G=94
¤ Dauer der Verarbeitung: 0.13 Sekunden
(vorverarbeitet am 2026-06-07)
¤ *© Formatika GbR, Deutschland
