// SPDX-License-Identifier: GPL-2.0+ /* * Actions Semi Owl S700 Pinctrl driver * * Copyright (c) 2014 Actions Semi Inc. * Author: David Liu <liuwei@actions-semi.com> * * Author: Pathiban Nallathambi <pn@denx.de> * Author: Saravanan Sekar <sravanhome@gmail.com> #include <linux/module.h>#include <linux/of.h>#include <linux/platform_device.h>#include <linux/pinctrl/pinconf-generic.h>#include <linux/pinctrl/pinctrl.h>#include "pinctrl-owl.h" /* Pinctrl registers offset */ #define MFCTL0 (0x0040)#define MFCTL1 (0x0044)#define MFCTL2 (0x0048)#define MFCTL3 (0x004C)#define PAD_PULLCTL0 (0x0060)#define PAD_PULLCTL1 (0x0064)#define PAD_PULLCTL2 (0x0068)#define PAD_ST0 (0x006C)#define PAD_ST1 (0x0070)#define PAD_CTL (0x0074)#define PAD_DRV0 (0x0080)#define PAD_DRV1 (0x0084)#define PAD_DRV2 (0x0088)/* * Most pins affected by the pinmux can also be GPIOs. Define these first. * These must match how the GPIO driver names/numbers its pins. #define _GPIOA(offset) (offset)#define _GPIOB(offset) (32 + (offset))#define _GPIOC(offset) (64 + (offset))#define _GPIOD(offset) (96 + (offset))#define _GPIOE(offset) (128 + (offset))/* All non-GPIO pins follow */ #define NUM_GPIOS (_GPIOE(7) + 1)#define _PIN(offset) (NUM_GPIOS + (offset))/* Ethernet MAC */ #define ETH_TXD0 _GPIOA(14)#define ETH_TXD1 _GPIOA(15)#define ETH_TXD2 _GPIOE(4)#define ETH_TXD3 _GPIOE(5)#define ETH_TXEN _GPIOA(16)#define ETH_RXER _GPIOA(17)#define ETH_CRS_DV _GPIOA(18)#define ETH_RXD1 _GPIOA(19)#define ETH_RXD0 _GPIOA(20)#define ETH_RXD2 _GPIOE(6)#define ETH_RXD3 _GPIOE(7)#define ETH_REF_CLK _GPIOA(21)#define ETH_MDC _GPIOA(22)#define ETH_MDIO _GPIOA(23)/* SIRQ */ #define SIRQ0 _GPIOA(24)#define SIRQ1 _GPIOA(25)#define SIRQ2 _GPIOA(26)/* I2S */ #define I2S_D0 _GPIOA(27)#define I2S_BCLK0 _GPIOA(28)#define I2S_LRCLK0 _GPIOA(29)#define I2S_MCLK0 _GPIOA(30)#define I2S_D1 _GPIOA(31)#define I2S_BCLK1 _GPIOB(0)#define I2S_LRCLK1 _GPIOB(1)#define I2S_MCLK1 _GPIOB(2)/* PCM1 */ #define PCM1_IN _GPIOD(28)#define PCM1_CLK _GPIOD(29)#define PCM1_SYNC _GPIOD(30)#define PCM1_OUT _GPIOD(31)/* KEY */ #define KS_IN0 _GPIOB(3)#define KS_IN1 _GPIOB(4)#define KS_IN2 _GPIOB(5)#define KS_IN3 _GPIOB(6)#define KS_OUT0 _GPIOB(7)#define KS_OUT1 _GPIOB(8)#define KS_OUT2 _GPIOB(9)/* LVDS */ #define LVDS_OEP _GPIOB(10)#define LVDS_OEN _GPIOB(11)#define LVDS_ODP _GPIOB(12)#define LVDS_ODN _GPIOB(13)#define LVDS_OCP _GPIOB(14)#define LVDS_OCN _GPIOB(15)#define LVDS_OBP _GPIOB(16)#define LVDS_OBN _GPIOB(17)#define LVDS_OAP _GPIOB(18)#define LVDS_OAN _GPIOB(19)#define LVDS_EEP _GPIOB(20)#define LVDS_EEN _GPIOB(21)#define LVDS_EDP _GPIOB(22)#define LVDS_EDN _GPIOB(23)#define LVDS_ECP _GPIOB(24)#define LVDS_ECN _GPIOB(25)#define LVDS_EBP _GPIOB(26)#define LVDS_EBN _GPIOB(27)#define LVDS_EAP _GPIOB(28)#define LVDS_EAN _GPIOB(29)#define LCD0_D18 _GPIOB(30)#define LCD0_D2 _GPIOB(31)/* DSI */ #define DSI_DP3 _GPIOC(0)#define DSI_DN3 _GPIOC(1)#define DSI_DP1 _GPIOC(2)#define DSI_DN1 _GPIOC(3)#define DSI_CP _GPIOC(4)#define DSI_CN _GPIOC(5)#define DSI_DP0 _GPIOC(6)#define DSI_DN0 _GPIOC(7)#define DSI_DP2 _GPIOC(8)#define DSI_DN2 _GPIOC(9)/* SD */ #define SD0_D0 _GPIOC(10)#define SD0_D1 _GPIOC(11)#define SD0_D2 _GPIOC(12)#define SD0_D3 _GPIOC(13)#define SD0_D4 _GPIOC(14)#define SD0_D5 _GPIOC(15)#define SD0_D6 _GPIOC(16)#define SD0_D7 _GPIOC(17)#define SD0_CMD _GPIOC(18)#define SD0_CLK _GPIOC(19)#define SD1_CMD _GPIOC(20)#define SD1_CLK _GPIOC(21)#define SD1_D0 SD0_D4#define SD1_D1 SD0_D5#define SD1_D2 SD0_D6#define SD1_D3 SD0_D7/* SPI */ #define SPI0_SS _GPIOC(23)#define SPI0_MISO _GPIOC(24)/* UART for console */ #define UART0_RX _GPIOC(26)#define UART0_TX _GPIOC(27)/* UART for Bluetooth */ #define UART2_RX _GPIOD(18)#define UART2_TX _GPIOD(19)#define UART2_RTSB _GPIOD(20)#define UART2_CTSB _GPIOD(21)/* UART for 3G */ #define UART3_RX _GPIOD(22)#define UART3_TX _GPIOD(23)#define UART3_RTSB _GPIOD(24)#define UART3_CTSB _GPIOD(25)/* I2C */ #define I2C0_SCLK _GPIOC(28)#define I2C0_SDATA _GPIOC(29)#define I2C1_SCLK _GPIOE(0)#define I2C1_SDATA _GPIOE(1)#define I2C2_SCLK _GPIOE(2)#define I2C2_SDATA _GPIOE(3)/* CSI*/ #define CSI_DN0 _PIN(0)#define CSI_DP0 _PIN(1)#define CSI_DN1 _PIN(2)#define CSI_DP1 _PIN(3)#define CSI_CN _PIN(4)#define CSI_CP _PIN(5)#define CSI_DN2 _PIN(6)#define CSI_DP2 _PIN(7)#define CSI_DN3 _PIN(8)#define CSI_DP3 _PIN(9)/* Sensor */ #define SENSOR0_PCLK _GPIOC(31)#define SENSOR0_CKOUT _GPIOD(10)/* NAND (1.8v / 3.3v) */ #define DNAND_D0 _PIN(10)#define DNAND_D1 _PIN(11)#define DNAND_D2 _PIN(12)#define DNAND_D3 _PIN(13)#define DNAND_D4 _PIN(14)#define DNAND_D5 _PIN(15)#define DNAND_D6 _PIN(16)#define DNAND_D7 _PIN(17)#define DNAND_WRB _PIN(18)#define DNAND_RDB _PIN(19)#define DNAND_RDBN _PIN(20)#define DNAND_DQS _GPIOA(12)#define DNAND_DQSN _GPIOA(13)#define DNAND_RB0 _PIN(21)#define DNAND_ALE _GPIOD(12)#define DNAND_CLE _GPIOD(13)#define DNAND_CEB0 _GPIOD(14)#define DNAND_CEB1 _GPIOD(15)#define DNAND_CEB2 _GPIOD(16)#define DNAND_CEB3 _GPIOD(17)/* System */ #define PORB _PIN(22)#define CLKO_25M _PIN(23)#define BSEL _PIN(24)#define PKG0 _PIN(25)#define PKG1 _PIN(26)#define PKG2 _PIN(27)#define PKG3 _PIN(28)#define _FIRSTPAD _GPIOA(0)#define _LASTPAD PKG3#define NUM_PADS (_PIN(28) + 1)/* Pad names for the pinmux subsystem */ static const struct pinctrl_pin_desc s700_pads[] = {"eth_txd0" ),"eth_txd1" ),"eth_txd2" ),"eth_txd3" ),"eth_txen" ),"eth_rxer" ),"eth_crs_dv" ),"eth_rxd1" ),"eth_rxd0" ),"eth_rxd2" ),"eth_rxd3" ),"eth_ref_clk" ),"eth_mdc" ),"eth_mdio" ),"sirq0" ),"sirq1" ),"sirq2" ),"i2s_d0" ),"i2s_bclk0" ),"i2s_lrclk0" ),"i2s_mclk0" ),"i2s_d1" ),"i2s_bclk1" ),"i2s_lrclk1" ),"i2s_mclk1" ),"pcm1_in" ),"pcm1_clk" ),"pcm1_sync" ),"pcm1_out" ),"ks_in0" ),"ks_in1" ),"ks_in2" ),"ks_in3" ),"ks_out0" ),"ks_out1" ),"ks_out2" ),"lvds_oep" ),"lvds_oen" ),"lvds_odp" ),"lvds_odn" ),"lvds_ocp" ),"lvds_ocn" ),"lvds_obp" ),"lvds_obn" ),"lvds_oap" ),"lvds_oan" ),"lvds_eep" ),"lvds_een" ),"lvds_edp" ),"lvds_edn" ),"lvds_ecp" ),"lvds_ecn" ),"lvds_ebp" ),"lvds_ebn" ),"lvds_eap" ),"lvds_ean" ),"lcd0_d18" ),"lcd0_d2" ),"dsi_dp3" ),"dsi_dn3" ),"dsi_dp1" ),"dsi_dn1" ),"dsi_cp" ),"dsi_cn" ),"dsi_dp0" ),"dsi_dn0" ),"dsi_dp2" ),"dsi_dn2" ),"sd0_d0" ),"sd0_d1" ),"sd0_d2" ),"sd0_d3" ),"sd1_d0" ),"sd1_d1" ),"sd1_d2" ),"sd1_d3" ),"sd0_cmd" ),"sd0_clk" ),"sd1_cmd" ),"sd1_clk" ),"spi0_ss" ),"spi0_miso" ),"uart0_rx" ),"uart0_tx" ),"uart2_rx" ),"uart2_tx" ),"uart2_rtsb" ),"uart2_ctsb" ),"uart3_rx" ),"uart3_tx" ),"uart3_rtsb" ),"uart3_ctsb" ),"i2c0_sclk" ),"i2c0_sdata" ),"i2c1_sclk" ),"i2c1_sdata" ),"i2c2_sclk" ),"i2c2_sdata" ),"csi_dn0" ),"csi_dp0" ),"csi_dn1" ),"csi_dp1" ),"csi_cn" ),"csi_cp" ),"csi_dn2" ),"csi_dp2" ),"csi_dn3" ),"csi_dp3" ),"sensor0_pclk" ),"sensor0_ckout" ),"dnand_d0" ),"dnand_d1" ),"dnand_d2" ),"dnand_d3" ),"dnand_d4" ),"dnand_d5" ),"dnand_d6" ),"dnand_d7" ),"dnand_wrb" ),"dnand_rdb" ),"dnand_rdbn" ),"dnand_dqs" ),"dnand_dqsn" ),"dnand_rb0" ),"dnand_ale" ),"dnand_cle" ),"dnand_ceb0" ),"dnand_ceb1" ),"dnand_ceb2" ),"dnand_ceb3" ),"porb" ),"clko_25m" ),"bsel" ),"pkg0" ),"pkg1" ),"pkg2" ),"pkg3" ),enum s700_pinmux_functions {/* mfp0_31_30 reserved */ /* rgmii_txd23 */ static unsigned int rgmii_txd23_mfp_pads[] = { ETH_TXD2, ETH_TXD3};static unsigned int rgmii_txd23_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* rgmii_rxd2 */ static unsigned int rgmii_rxd2_mfp_pads[] = { ETH_RXD2 };static unsigned int rgmii_rxd2_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* rgmii_rxd3 */ static unsigned int rgmii_rxd3_mfp_pads[] = { ETH_RXD3};static unsigned int rgmii_rxd3_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* lcd0_d18 */ static unsigned int lcd0_d18_mfp_pads[] = { LCD0_D18 };static unsigned int lcd0_d18_mfp_funcs[] = { S700_MUX_NOR,/* rgmii_txd01 */ static unsigned int rgmii_txd01_mfp_pads[] = { ETH_CRS_DV };static unsigned int rgmii_txd01_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* rgmii_txd0 */ static unsigned int rgmii_txd0_mfp_pads[] = { ETH_TXD0 };static unsigned int rgmii_txd0_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* rgmii_txd1 */ static unsigned int rgmii_txd1_mfp_pads[] = { ETH_TXD1 };static unsigned int rgmii_txd1_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* rgmii_txen */ static unsigned int rgmii_txen_mfp_pads[] = { ETH_TXEN };static unsigned int rgmii_txen_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* rgmii_rxen */ static unsigned int rgmii_rxen_mfp_pads[] = { ETH_RXER };static unsigned int rgmii_rxen_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* mfp0_12_11 reserved */ /* rgmii_rxd1*/ static unsigned int rgmii_rxd1_mfp_pads[] = { ETH_RXD1 };static unsigned int rgmii_rxd1_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* rgmii_rxd0 */ static unsigned int rgmii_rxd0_mfp_pads[] = { ETH_RXD0 };static unsigned int rgmii_rxd0_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* rgmii_ref_clk */ static unsigned int rgmii_ref_clk_mfp_pads[] = { ETH_REF_CLK };static unsigned int rgmii_ref_clk_mfp_funcs[] = { S700_MUX_ETH_RGMII,/* i2s_d0 */ static unsigned int i2s_d0_mfp_pads[] = { I2S_D0 };static unsigned int i2s_d0_mfp_funcs[] = { S700_MUX_I2S0,/* i2s_pcm1 */ static unsigned int i2s_pcm1_mfp_pads[] = { I2S_LRCLK0,static unsigned int i2s_pcm1_mfp_funcs[] = { S700_MUX_I2S0,/* i2s0_pcm0 */ static unsigned int i2s0_pcm0_mfp_pads[] = { I2S_BCLK0 };static unsigned int i2s0_pcm0_mfp_funcs[] = { S700_MUX_I2S0,/* i2s1_pcm0 */ static unsigned int i2s1_pcm0_mfp_pads[] = { I2S_BCLK1,static unsigned int i2s1_pcm0_mfp_funcs[] = { S700_MUX_I2S1,/* i2s_d1 */ static unsigned int i2s_d1_mfp_pads[] = { I2S_D1 };static unsigned int i2s_d1_mfp_funcs[] = { S700_MUX_I2S1,/* ks_in2 */ static unsigned int ks_in2_mfp_pads[] = { KS_IN2 };static unsigned int ks_in2_mfp_funcs[] = { S700_MUX_KS,/* ks_in1 */ static unsigned int ks_in1_mfp_pads[] = { KS_IN1 };static unsigned int ks_in1_mfp_funcs[] = { S700_MUX_KS,/* ks_in0 */ static unsigned int ks_in0_mfp_pads[] = { KS_IN0 };static unsigned int ks_in0_mfp_funcs[] = { S700_MUX_KS,/* ks_in3 */ static unsigned int ks_in3_mfp_pads[] = { KS_IN3 };static unsigned int ks_in3_mfp_funcs[] = { S700_MUX_KS,/* ks_out0 */ static unsigned int ks_out0_mfp_pads[] = { KS_OUT0 };static unsigned int ks_out0_mfp_funcs[] = { S700_MUX_KS,/* ks_out1 */ static unsigned int ks_out1_mfp_pads[] = { KS_OUT1 };static unsigned int ks_out1_mfp_funcs[] = { S700_MUX_KS,/* ks_out2 */ static unsigned int ks_out2_mfp_pads[] = { KS_OUT2 };static unsigned int ks_out2_mfp_funcs[] = { S700_MUX_SD0,/* lvds_o_pn */ static unsigned int lvds_o_pn_mfp_pads[] = { LVDS_OEP,static unsigned int lvds_o_pn_mfp_funcs[] = { S700_MUX_LVDS,/* dsi_dn0 */ static unsigned int dsi_dn0_mfp_pads[] = { DSI_DN0 };static unsigned int dsi_dn0_mfp_funcs[] = { S700_MUX_DSI,/* dsi_dp2 */ static unsigned int dsi_dp2_mfp_pads[] = { DSI_DP2 };static unsigned int dsi_dp2_mfp_funcs[] = { S700_MUX_DSI,/* lcd0_d2 */ static unsigned int lcd0_d2_mfp_pads[] = { LCD0_D2 };static unsigned int lcd0_d2_mfp_funcs[] = { S700_MUX_NOR,/* dsi_dp3 */ static unsigned int dsi_dp3_mfp_pads[] = { DSI_DP3 };static unsigned int dsi_dp3_mfp_funcs[] = { S700_MUX_DSI,/* dsi_dn3 */ static unsigned int dsi_dn3_mfp_pads[] = { DSI_DN3 };static unsigned int dsi_dn3_mfp_funcs[] = { S700_MUX_DSI,/* dsi_dp0 */ static unsigned int dsi_dp0_mfp_pads[] = { DSI_DP0 };static unsigned int dsi_dp0_mfp_funcs[] = { S700_MUX_DSI,/* lvds_ee_pn */ static unsigned int lvds_ee_pn_mfp_pads[] = { LVDS_EEP,static unsigned int lvds_ee_pn_mfp_funcs[] = { S700_MUX_LVDS,/* uart2_rx_tx */ static unsigned int uart2_rx_tx_mfp_pads[] = { UART2_RX,static unsigned int uart2_rx_tx_mfp_funcs[] = { S700_MUX_UART2,/* spi0_i2c_pcm */ static unsigned int spi0_i2c_pcm_mfp_pads[] = { SPI0_SS,static unsigned int spi0_i2c_pcm_mfp_funcs[] = { S700_MUX_SPI0,/* mfp2_31 reserved */ /* dsi_dnp1_cp_d2 */ static unsigned int dsi_dnp1_cp_d2_mfp_pads[] = { DSI_DP1,static unsigned int dsi_dnp1_cp_d2_mfp_funcs[] = { S700_MUX_DSI,/* dsi_dnp1_cp_d17 */ static unsigned int dsi_dnp1_cp_d17_mfp_pads[] = { DSI_DP1,static unsigned int dsi_dnp1_cp_d17_mfp_funcs[] = { S700_MUX_DSI,/* lvds_e_pn */ static unsigned int lvds_e_pn_mfp_pads[] = { LVDS_EDP,static unsigned int lvds_e_pn_mfp_funcs[] = { S700_MUX_LVDS,/* dsi_dn2 */ static unsigned int dsi_dn2_mfp_pads[] = { DSI_DN2 };static unsigned int dsi_dn2_mfp_funcs[] = { S700_MUX_DSI,/* uart2_rtsb */ static unsigned int uart2_rtsb_mfp_pads[] = { UART2_RTSB };static unsigned int uart2_rtsb_mfp_funcs[] = { S700_MUX_UART2,/* uart2_ctsb */ static unsigned int uart2_ctsb_mfp_pads[] = { UART2_CTSB };static unsigned int uart2_ctsb_mfp_funcs[] = { S700_MUX_UART2,/* uart3_rtsb */ static unsigned int uart3_rtsb_mfp_pads[] = { UART3_RTSB };static unsigned int uart3_rtsb_mfp_funcs[] = { S700_MUX_UART3,/* uart3_ctsb */ static unsigned int uart3_ctsb_mfp_pads[] = { UART3_CTSB };static unsigned int uart3_ctsb_mfp_funcs[] = { S700_MUX_UART3,/* sd0_d0 */ static unsigned int sd0_d0_mfp_pads[] = { SD0_D0 };static unsigned int sd0_d0_mfp_funcs[] = { S700_MUX_SD0,/* sd0_d1 */ static unsigned int sd0_d1_mfp_pads[] = { SD0_D1 };static unsigned int sd0_d1_mfp_funcs[] = { S700_MUX_SD0,/* sd0_d2_d3 */ static unsigned int sd0_d2_d3_mfp_pads[] = { SD0_D2,static unsigned int sd0_d2_d3_mfp_funcs[] = { S700_MUX_SD0,/* sd1_d0_d3 */ static unsigned int sd1_d0_d3_mfp_pads[] = { SD1_D0,static unsigned int sd1_d0_d3_mfp_funcs[] = { S700_MUX_SD0,/* sd0_cmd */ static unsigned int sd0_cmd_mfp_pads[] = { SD0_CMD };static unsigned int sd0_cmd_mfp_funcs[] = { S700_MUX_SD0,/* sd0_clk */ static unsigned int sd0_clk_mfp_pads[] = { SD0_CLK };static unsigned int sd0_clk_mfp_funcs[] = { S700_MUX_SD0,/* sd1_cmd */ static unsigned int sd1_cmd_mfp_pads[] = { SD1_CMD };static unsigned int sd1_cmd_mfp_funcs[] = { S700_MUX_SD1,/* uart0_rx */ static unsigned int uart0_rx_mfp_pads[] = { UART0_RX };static unsigned int uart0_rx_mfp_funcs[] = { S700_MUX_UART0,/* dnand_data_wr1 reserved */ /* clko_25m */ static unsigned int clko_25m_mfp_pads[] = { CLKO_25M };static unsigned int clko_25m_mfp_funcs[] = { S700_MUX_RESERVED,/* csi_cn_cp */ static unsigned int csi_cn_cp_mfp_pads[] = { CSI_CN,static unsigned int csi_cn_cp_mfp_funcs[] = { S700_MUX_MIPI_CSI,/* dnand_acle_ce07_24 reserved */ /* sens0_ckout */ static unsigned int sens0_ckout_mfp_pads[] = { SENSOR0_CKOUT };static unsigned int sens0_ckout_mfp_funcs[] = { S700_MUX_SENS0,/* uart0_tx */ static unsigned int uart0_tx_mfp_pads[] = { UART0_TX };static unsigned int uart0_tx_mfp_funcs[] = { S700_MUX_UART0,/* i2c0_mfp */ static unsigned int i2c0_mfp_pads[] = { I2C0_SCLK,static unsigned int i2c0_mfp_funcs[] = { S700_MUX_I2C0,/* csi_dn_dp */ static unsigned int csi_dn_dp_mfp_pads[] = { CSI_DN0,static unsigned int csi_dn_dp_mfp_funcs[] = { S700_MUX_MIPI_CSI,/* sen0_pclk */ static unsigned int sen0_pclk_mfp_pads[] = { SENSOR0_PCLK };static unsigned int sen0_pclk_mfp_funcs[] = { S700_MUX_SENS0,/* pcm1_in */ static unsigned int pcm1_in_mfp_pads[] = { PCM1_IN };static unsigned int pcm1_in_mfp_funcs[] = { S700_MUX_PCM1,/* pcm1_clk */ static unsigned int pcm1_clk_mfp_pads[] = { PCM1_CLK };static unsigned int pcm1_clk_mfp_funcs[] = { S700_MUX_PCM1,/* pcm1_sync */ static unsigned int pcm1_sync_mfp_pads[] = { PCM1_SYNC };static unsigned int pcm1_sync_mfp_funcs[] = { S700_MUX_PCM1,/* pcm1_out */ static unsigned int pcm1_out_mfp_pads[] = { PCM1_OUT };static unsigned int pcm1_out_mfp_funcs[] = { S700_MUX_PCM1,/* dnand_data_wr */ static unsigned int dnand_data_wr_mfp_pads[] = { DNAND_D0,static unsigned int dnand_data_wr_mfp_funcs[] = { S700_MUX_NAND,/* dnand_acle_ce0 */ static unsigned int dnand_acle_ce0_mfp_pads[] = { DNAND_ALE,static unsigned int dnand_acle_ce0_mfp_funcs[] = { S700_MUX_NAND,/* nand_ceb2 */ static unsigned int nand_ceb2_mfp_pads[] = { DNAND_CEB2 };static unsigned int nand_ceb2_mfp_funcs[] = { S700_MUX_NAND,/* nand_ceb3 */ static unsigned int nand_ceb3_mfp_pads[] = { DNAND_CEB3 };static unsigned int nand_ceb3_mfp_funcs[] = { S700_MUX_NAND,/*****End MFP group data****************************/ /*****PADDRV group data****************************/ /*PAD_DRV0*/ static unsigned int sirq_drv_pads[] = { SIRQ0,static unsigned int rgmii_txd23_drv_pads[] = { ETH_TXD2,static unsigned int rgmii_rxd23_drv_pads[] = { ETH_RXD2,static unsigned int rgmii_txd01_txen_drv_pads[] = { ETH_TXD0,static unsigned int rgmii_rxer_drv_pads[] = { ETH_RXER };static unsigned int rgmii_crs_drv_pads[] = { ETH_CRS_DV };static unsigned int rgmii_rxd10_drv_pads[] = { ETH_RXD0,static unsigned int rgmii_ref_clk_drv_pads[] = { ETH_REF_CLK };static unsigned int smi_mdc_mdio_drv_pads[] = { ETH_MDC,static unsigned int i2s_d0_drv_pads[] = { I2S_D0 };static unsigned int i2s_bclk0_drv_pads[] = { I2S_BCLK0 };static unsigned int i2s3_drv_pads[] = { I2S_LRCLK0,static unsigned int i2s13_drv_pads[] = { I2S_BCLK1,static unsigned int pcm1_drv_pads[] = { PCM1_IN,static unsigned int ks_in_drv_pads[] = { KS_IN0,/*PAD_DRV1*/ static unsigned int ks_out_drv_pads[] = { KS_OUT0,static unsigned int lvds_all_drv_pads[] = { LVDS_OEP,static unsigned int lcd_d18_d2_drv_pads[] = { LCD0_D18,static unsigned int dsi_all_drv_pads[] = { DSI_DP0,static unsigned int sd0_d0_d3_drv_pads[] = { SD0_D0,static unsigned int sd0_cmd_drv_pads[] = { SD0_CMD };static unsigned int sd0_clk_drv_pads[] = { SD0_CLK };static unsigned int spi0_all_drv_pads[] = { SPI0_SS,/*PAD_DRV2*/ static unsigned int uart0_rx_drv_pads[] = { UART0_RX };static unsigned int uart0_tx_drv_pads[] = { UART0_TX };static unsigned int uart2_all_drv_pads[] = { UART2_RX,static unsigned int i2c0_all_drv_pads[] = { I2C0_SCLK,static unsigned int i2c12_all_drv_pads[] = { I2C1_SCLK,static unsigned int sens0_pclk_drv_pads[] = { SENSOR0_PCLK };static unsigned int sens0_ckout_drv_pads[] = { SENSOR0_CKOUT };static unsigned int uart3_all_drv_pads[] = { UART3_RX,/* all pinctrl groups of S700 board */ static const struct owl_pingroup s700_groups[] = {static const char * const nor_groups[] = {"lcd0_d18_mfp" ,"i2s_d0_mfp" ,"i2s0_pcm0_mfp" ,"i2s1_pcm0_mfp" ,"i2s_d1_mfp" ,"ks_in2_mfp" ,"ks_in1_mfp" ,"ks_in0_mfp" ,"ks_in3_mfp" ,"ks_out0_mfp" ,"ks_out1_mfp" ,"ks_out2_mfp" ,"lcd0_d2_mfp" ,"lvds_ee_pn_mfp" ,"uart2_rx_tx_mfp" ,"spi0_i2c_pcm_mfp" ,"lvds_e_pn_mfp" ,"sd0_d0_mfp" ,"sd0_d1_mfp" ,"sd0_d2_d3_mfp" ,"sd1_d0_d3_mfp" ,"sd0_cmd_mfp" ,"sd1_cmd_mfp" ,"sens0_ckout_mfp" ,"sen0_pclk_mfp" ,static const char * const eth_rmii_groups[] = {"rgmii_txd23_mfp" ,"rgmii_rxd2_mfp" ,"rgmii_rxd3_mfp" ,"rgmii_txd01_mfp" ,"rgmii_txd0_mfp" ,"rgmii_txd1_mfp" ,"rgmii_txen_mfp" ,"rgmii_rxen_mfp" ,"rgmii_rxd1_mfp" ,"rgmii_rxd0_mfp" ,"rgmii_ref_clk_mfp" ,"eth_smi_dummy" ,static const char * const eth_smii_groups[] = {"rgmii_txd0_mfp" ,"rgmii_txd1_mfp" ,"rgmii_rxd0_mfp" ,"rgmii_rxd1_mfp" ,"rgmii_ref_clk_mfp" ,"eth_smi_dummy" ,static const char * const spi0_groups[] = {"dsi_dn0_mfp" ,"dsi_dp2_mfp" ,"dsi_dp0_mfp" ,"uart2_rx_tx_mfp" ,"spi0_i2c_pcm_mfp" ,"dsi_dn2_mfp" ,static const char * const spi1_groups[] = {"uart0_rx_mfp" ,"uart0_tx_mfp" ,"i2c0_mfp" ,static const char * const spi2_groups[] = {"rgmii_txd01_mfp" ,"rgmii_txd0_mfp" ,"rgmii_txd1_mfp" ,"rgmii_ref_clk_mfp" ,"dnand_acle_ce0_mfp" ,static const char * const spi3_groups[] = {"rgmii_txen_mfp" ,"rgmii_rxen_mfp" ,"rgmii_rxd1_mfp" ,"rgmii_rxd0_mfp" ,static const char * const sens0_groups[] = {"csi_cn_cp_mfp" ,"sens0_ckout_mfp" ,"csi_dn_dp_mfp" ,"sen0_pclk_mfp" ,static const char * const sens1_groups[] = {"lcd0_d18_mfp" ,"ks_in2_mfp" ,"ks_in1_mfp" ,"ks_in0_mfp" ,"ks_in3_mfp" ,"ks_out0_mfp" ,"ks_out1_mfp" ,"ks_out2_mfp" ,"sens0_ckout_mfp" ,"pcm1_in_mfp" ,"pcm1_clk_mfp" ,"pcm1_sync_mfp" ,"pcm1_out_mfp" ,static const char * const uart0_groups[] = {"uart2_rtsb_mfp" ,"uart2_ctsb_mfp" ,"uart0_rx_mfp" ,"uart0_tx_mfp" ,static const char * const uart1_groups[] = {"sd0_d2_d3_mfp" ,"i2c0_mfp" ,static const char * const uart2_groups[] = {"rgmii_txen_mfp" ,"rgmii_rxen_mfp" ,"rgmii_rxd1_mfp" ,"rgmii_rxd0_mfp" ,"dsi_dn0_mfp" ,"dsi_dp2_mfp" ,"dsi_dp0_mfp" ,"uart2_rx_tx_mfp" ,"dsi_dn2_mfp" ,"uart2_rtsb_mfp" ,"uart2_ctsb_mfp" ,"sd0_d0_mfp" ,"sd0_d1_mfp" ,"sd0_d2_d3_mfp" ,"uart0_rx_mfp" ,"uart0_tx_mfp" ,"i2c0_mfp" ,"uart2_dummy" static const char * const uart3_groups[] = {"rgmii_txd23_mfp" ,"rgmii_rxd2_mfp" ,"rgmii_rxd3_mfp" ,"uart3_rtsb_mfp" ,"uart3_ctsb_mfp" ,"uart3_dummy" static const char * const uart4_groups[] = {"rgmii_txd01_mfp" ,"rgmii_ref_clk_mfp" ,"ks_out0_mfp" ,"ks_out1_mfp" ,static const char * const uart5_groups[] = {"rgmii_rxd1_mfp" ,"rgmii_rxd0_mfp" ,"ks_out0_mfp" ,"ks_out2_mfp" ,"uart3_rtsb_mfp" ,"uart3_ctsb_mfp" ,"sd0_d0_mfp" ,"sd0_d1_mfp" ,static const char * const uart6_groups[] = {"rgmii_txd0_mfp" ,"rgmii_txd1_mfp" ,static const char * const i2s0_groups[] = {"i2s_d0_mfp" ,"i2s_pcm1_mfp" ,"i2s0_pcm0_mfp" ,static const char * const i2s1_groups[] = {"i2s1_pcm0_mfp" ,"i2s_d1_mfp" ,"i2s1_dummy" ,"spi0_i2c_pcm_mfp" ,"uart0_rx_mfp" ,"uart0_tx_mfp" ,static const char * const pcm1_groups[] = {"i2s_pcm1_mfp" ,"spi0_i2c_pcm_mfp" ,"uart0_rx_mfp" ,"uart0_tx_mfp" ,"pcm1_in_mfp" ,"pcm1_clk_mfp" ,"pcm1_sync_mfp" ,"pcm1_out_mfp" ,static const char * const pcm0_groups[] = {"i2s0_pcm0_mfp" ,"i2s1_pcm0_mfp" ,"uart2_rx_tx_mfp" ,"spi0_i2c_pcm_mfp" ,static const char * const ks_groups[] = {"ks_in2_mfp" ,"ks_in1_mfp" ,"ks_in0_mfp" ,"ks_in3_mfp" ,"ks_out0_mfp" ,"ks_out1_mfp" ,"ks_out2_mfp" ,static const char * const jtag_groups[] = {"ks_in2_mfp" ,"ks_in1_mfp" ,"ks_in0_mfp" ,"ks_in3_mfp" ,"ks_out1_mfp" ,"sd0_d0_mfp" ,"sd0_d2_d3_mfp" ,"sd0_cmd_mfp" ,"sd0_clk_mfp" ,static const char * const pwm0_groups[] = {"rgmii_rxd2_mfp" ,"rgmii_txen_mfp" ,"ks_in2_mfp" ,"sen0_pclk_mfp" ,static const char * const pwm1_groups[] = {"rgmii_rxen_mfp" ,"ks_in1_mfp" ,"ks_in3_mfp" ,"sens0_ckout_mfp" ,static const char * const pwm2_groups[] = {"lcd0_d18_mfp" ,"rgmii_rxd3_mfp" ,"rgmii_rxd1_mfp" ,"ks_out0_mfp" ,"ks_out2_mfp" ,static const char * const pwm3_groups[] = {"rgmii_rxd0_mfp" ,"ks_out1_mfp" ,"lcd0_d2_mfp" ,static const char * const pwm4_groups[] = {"lcd0_d18_mfp" ,"rgmii_txd01_mfp" ,"rgmii_txd0_mfp" ,"ks_in0_mfp" ,"pcm1_in_mfp" ,"nand_ceb3_mfp" ,static const char * const pwm5_groups[] = {"rgmii_txd1_mfp" ,"ks_in1_mfp" ,"pcm1_clk_mfp" ,"nand_ceb2_mfp" ,static const char * const p0_groups[] = {"ks_in2_mfp" ,"ks_in0_mfp" ,static const char * const sd0_groups[] = {"ks_out0_mfp" ,"ks_out1_mfp" ,"ks_out2_mfp" ,"lcd0_d2_mfp" ,"dsi_dp3_mfp" ,"dsi_dp0_mfp" ,"sd0_d0_mfp" ,"sd0_d1_mfp" ,"sd0_d2_d3_mfp" ,"sd1_d0_d3_mfp" ,"sd0_cmd_mfp" ,"sd0_clk_mfp" ,static const char * const sd1_groups[] = {"dsi_dp2_mfp" ,"mfp1_16_14_mfp" ,"lcd0_d2_mfp" ,"mfp1_16_14_d17_mfp" ,"dsi_dp3_mfp" ,"dsi_dn3_mfp" ,"dsi_dnp1_cp_d2_mfp" ,"dsi_dnp1_cp_d17_mfp" ,"dsi_dn2_mfp" ,"sd1_d0_d3_mfp" ,"sd1_cmd_mfp" ,"sd1_dummy" ,static const char * const sd2_groups[] = {"dnand_data_wr_mfp" ,static const char * const i2c0_groups[] = {"uart0_rx_mfp" ,"uart0_tx_mfp" ,"i2c0_mfp" ,static const char * const i2c1_groups[] = {"i2c0_mfp" ,"i2c1_dummy" static const char * const i2c2_groups[] = {"i2c2_dummy" static const char * const i2c3_groups[] = {"uart2_rx_tx_mfp" ,"pcm1_sync_mfp" ,"pcm1_out_mfp" ,static const char * const lvds_groups[] = {"lvds_o_pn_mfp" ,"lvds_ee_pn_mfp" ,"lvds_e_pn_mfp" ,static const char * const bt_groups[] = {"i2s_pcm1_mfp" ,"i2s0_pcm0_mfp" ,"i2s1_pcm0_mfp" ,"ks_in2_mfp" ,"ks_in1_mfp" ,"ks_in0_mfp" ,"ks_in3_mfp" ,"ks_out0_mfp" ,"ks_out1_mfp" ,"ks_out2_mfp" ,"lvds_o_pn_mfp" ,"lvds_ee_pn_mfp" ,"pcm1_in_mfp" ,"pcm1_clk_mfp" ,"pcm1_sync_mfp" ,"pcm1_out_mfp" ,static const char * const lcd0_groups[] = {"lcd0_d18_mfp" ,"lcd0_d2_mfp" ,"mfp1_16_14_d17_mfp" ,"lvds_o_pn_mfp" ,"dsi_dp3_mfp" ,"dsi_dn3_mfp" ,"lvds_ee_pn_mfp" ,"dsi_dnp1_cp_d2_mfp" ,"dsi_dnp1_cp_d17_mfp" ,"lvds_e_pn_mfp" ,static const char * const usb30_groups[] = {"ks_in1_mfp" ,static const char * const clko_25m_groups[] = {"clko_25m_mfp" ,static const char * const mipi_csi_groups[] = {"csi_cn_cp_mfp" ,"csi_dn_dp_mfp" ,static const char * const dsi_groups[] = {"dsi_dn0_mfp" ,"dsi_dp2_mfp" ,"dsi_dp3_mfp" ,"dsi_dn3_mfp" ,"dsi_dp0_mfp" ,"dsi_dnp1_cp_d2_mfp" ,"dsi_dnp1_cp_d17_mfp" ,"dsi_dn2_mfp" ,"dsi_dummy" ,static const char * const nand_groups[] = {"dnand_data_wr_mfp" ,"dnand_acle_ce0_mfp" ,"nand_ceb2_mfp" ,"nand_ceb3_mfp" ,"nand_dummy" ,static const char * const spdif_groups[] = {"uart0_tx_mfp" ,static const char * const sirq0_groups[] = {"sirq0_dummy" ,static const char * const sirq1_groups[] = {"sirq1_dummy" ,static const char * const sirq2_groups[] = {"sirq2_dummy" ,static const struct owl_pinmux_func s700_functions[] = {/* PAD_ST0 */ static PAD_ST_CONF(UART2_TX, 0, 31, 1);static PAD_ST_CONF(I2C0_SDATA, 0, 30, 1);static PAD_ST_CONF(UART0_RX, 0, 29, 1);static PAD_ST_CONF(I2S_MCLK1, 0, 23, 1);static PAD_ST_CONF(ETH_REF_CLK, 0, 22, 1);static PAD_ST_CONF(ETH_TXEN, 0, 21, 1);static PAD_ST_CONF(ETH_TXD0, 0, 20, 1);static PAD_ST_CONF(I2S_LRCLK1, 0, 19, 1);static PAD_ST_CONF(DSI_DP0, 0, 16, 1);static PAD_ST_CONF(DSI_DN0, 0, 15, 1);static PAD_ST_CONF(UART0_TX, 0, 14, 1);static PAD_ST_CONF(SD0_CLK, 0, 12, 1);static PAD_ST_CONF(KS_IN0, 0, 11, 1);static PAD_ST_CONF(SENSOR0_PCLK, 0, 9, 1);static PAD_ST_CONF(I2C0_SCLK, 0, 7, 1);static PAD_ST_CONF(KS_OUT0, 0, 6, 1);static PAD_ST_CONF(KS_OUT1, 0, 5, 1);static PAD_ST_CONF(KS_OUT2, 0, 4, 1);static PAD_ST_CONF(ETH_TXD3, 0, 3, 1);static PAD_ST_CONF(ETH_TXD2, 0, 2, 1);/* PAD_ST1 */ static PAD_ST_CONF(DSI_DP2, 1, 31, 1);static PAD_ST_CONF(DSI_DN2, 1, 30, 1);static PAD_ST_CONF(I2S_LRCLK0, 1, 29, 1);static PAD_ST_CONF(UART3_CTSB, 1, 27, 1);static PAD_ST_CONF(UART3_RTSB, 1, 26, 1);static PAD_ST_CONF(UART3_RX, 1, 25, 1);static PAD_ST_CONF(UART2_RTSB, 1, 24, 1);static PAD_ST_CONF(UART2_CTSB, 1, 23, 1);static PAD_ST_CONF(UART2_RX, 1, 22, 1);static PAD_ST_CONF(ETH_RXD0, 1, 21, 1);static PAD_ST_CONF(ETH_RXD1, 1, 20, 1);static PAD_ST_CONF(ETH_CRS_DV, 1, 19, 1);static PAD_ST_CONF(ETH_RXER, 1, 18, 1);static PAD_ST_CONF(ETH_TXD1, 1, 17, 1);static PAD_ST_CONF(LVDS_OAP, 1, 12, 1);static PAD_ST_CONF(PCM1_CLK, 1, 11, 1);static PAD_ST_CONF(PCM1_IN, 1, 10, 1);static PAD_ST_CONF(PCM1_SYNC, 1, 9, 1);static PAD_ST_CONF(I2C1_SCLK, 1, 8, 1);static PAD_ST_CONF(I2C1_SDATA, 1, 7, 1);static PAD_ST_CONF(I2C2_SCLK, 1, 6, 1);static PAD_ST_CONF(I2C2_SDATA, 1, 5, 1);static PAD_ST_CONF(SPI0_MISO, 1, 3, 1);static PAD_ST_CONF(SPI0_SS, 1, 2, 1);static PAD_ST_CONF(I2S_BCLK0, 1, 1, 1);static PAD_ST_CONF(I2S_MCLK0, 1, 0, 1);/* PAD_PULLCTL0 */ static PAD_PULLCTL_CONF(PCM1_SYNC, 0, 30, 1);static PAD_PULLCTL_CONF(PCM1_OUT, 0, 29, 1);static PAD_PULLCTL_CONF(KS_OUT2, 0, 28, 1);static PAD_PULLCTL_CONF(LCD0_D2, 0, 27, 1);static PAD_PULLCTL_CONF(DSI_DN3, 0, 26, 1);static PAD_PULLCTL_CONF(ETH_RXER, 0, 16, 1);static PAD_PULLCTL_CONF(SIRQ0, 0, 14, 2);static PAD_PULLCTL_CONF(SIRQ1, 0, 12, 2);static PAD_PULLCTL_CONF(SIRQ2, 0, 10, 2);static PAD_PULLCTL_CONF(I2C0_SDATA, 0, 9, 1);static PAD_PULLCTL_CONF(I2C0_SCLK, 0, 8, 1);static PAD_PULLCTL_CONF(KS_IN0, 0, 7, 1);static PAD_PULLCTL_CONF(KS_IN1, 0, 6, 1);static PAD_PULLCTL_CONF(KS_IN2, 0, 5, 1);static PAD_PULLCTL_CONF(KS_IN3, 0, 4, 1);static PAD_PULLCTL_CONF(KS_OUT0, 0, 2, 1);static PAD_PULLCTL_CONF(KS_OUT1, 0, 1, 1);static PAD_PULLCTL_CONF(DSI_DP1, 0, 0, 1);/* PAD_PULLCTL1 */ static PAD_PULLCTL_CONF(SD0_D0, 1, 17, 1);static PAD_PULLCTL_CONF(SD0_D1, 1, 16, 1);static PAD_PULLCTL_CONF(SD0_D2, 1, 15, 1);static PAD_PULLCTL_CONF(SD0_D3, 1, 14, 1);static PAD_PULLCTL_CONF(SD0_CMD, 1, 13, 1);static PAD_PULLCTL_CONF(SD0_CLK, 1, 12, 1);static PAD_PULLCTL_CONF(UART0_RX, 1, 2, 1);static PAD_PULLCTL_CONF(UART0_TX, 1, 1, 1);static PAD_PULLCTL_CONF(CLKO_25M, 1, 0, 1);/* PAD_PULLCTL2 */ static PAD_PULLCTL_CONF(ETH_TXD2, 2, 18, 1);static PAD_PULLCTL_CONF(ETH_TXD3, 2, 17, 1);static PAD_PULLCTL_CONF(SPI0_SS, 2, 16, 1);static PAD_PULLCTL_CONF(SPI0_MISO, 2, 15, 1);static PAD_PULLCTL_CONF(I2C1_SDATA, 2, 10, 1);static PAD_PULLCTL_CONF(I2C1_SCLK, 2, 9, 1);static PAD_PULLCTL_CONF(I2C2_SDATA, 2, 8, 1);static PAD_PULLCTL_CONF(I2C2_SCLK, 2, 7, 1);/* Pad info table for the pinmux subsystem */ static const struct owl_padinfo s700_padinfo[NUM_PADS] = {static const struct owl_gpio_port s700_gpio_ports[] = {/* 0x24C (INTC_GPIOD_TYPE1) used to tweak the driver to handle generic */ enum s700_pinconf_pull {static int s700_pad_pinconf_arg2val(const struct owl_padinfo *info,unsigned int param,switch (param) {case PIN_CONFIG_BIAS_PULL_DOWN:break ;case PIN_CONFIG_BIAS_PULL_UP:break ;case PIN_CONFIG_INPUT_SCHMITT_ENABLE:break ;default :return -ENOTSUPP;return 0;static int s700_pad_pinconf_val2arg(const struct owl_padinfo *padinfo,unsigned int param,switch (param) {case PIN_CONFIG_BIAS_PULL_DOWN:break ;case PIN_CONFIG_BIAS_PULL_UP:break ;case PIN_CONFIG_INPUT_SCHMITT_ENABLE:break ;default :return -ENOTSUPP;return 0;static struct owl_pinctrl_soc_data s700_pinctrl_data = {const struct pinctrl_pin_desc *)s700_pads,static int s700_pinctrl_probe(struct platform_device *pdev)return owl_pinctrl_probe(pdev, &s700_pinctrl_data);static const struct of_device_id s700_pinctrl_of_match[] = {"actions,s700-pinctrl" , },static struct platform_driver s700_pinctrl_driver = {"pinctrl-s700" ,static int __init s700_pinctrl_init(void )return platform_driver_register(&s700_pinctrl_driver);static void __exit s700_pinctrl_exit(void )"Actions Semi Inc." );"Actions Semi S700 Soc Pinctrl Driver" );
Messung V0.5 C=97 H=95 G=95
¤ Dauer der Verarbeitung: 0.23 Sekunden
(vorverarbeitet)
¤ *© Formatika GbR, Deutschland
