/*
* Copyright ( c ) 2006 , 2021 , Oracle and / or its affiliates . All rights reserved .
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER .
*
* This code is free software ; you can redistribute it and / or modify it
* under the terms of the GNU General Public License version 2 only , as
* published by the Free Software Foundation .
*
* This code is distributed in the hope that it will be useful , but WITHOUT
* ANY WARRANTY ; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE . See the GNU General Public License
* version 2 for more details ( a copy is included in the LICENSE file that
* accompanied this code ) .
*
* You should have received a copy of the GNU General Public License version
* 2 along with this work ; if not , write to the Free Software Foundation ,
* Inc . , 51 Franklin St , Fifth Floor , Boston , MA 02110 - 1301 USA .
*
* Please contact Oracle , 500 Oracle Parkway , Redwood Shores , CA 94065 USA
* or visit www . oracle . com if you need additional information or have any
* questions .
*
*/
#ifndef CPU_X86_VMREG_X86_HPP
#define CPU_X86_VMREG_X86_HPP
#include "register_x86.hpp"
inline bool is_Register() {
return (unsigned int ) value() < (unsigned int ) ConcreteRegisterImpl::max_gpr;
}
inline bool is_FloatRegister() {
return value() >= ConcreteRegisterImpl::max_gpr && value() < ConcreteRegisterImpl::max_fpr;
}
inline bool is_XMMRegister() {
int uarch_max_xmm = ConcreteRegisterImpl::max_fpr +
(XMMRegister::max_slots_per_register * XMMRegister::available_xmm_registers());
return (value() >= ConcreteRegisterImpl::max_fpr && value() < uarch_max_xmm);
}
inline bool is_KRegister() {
if (UseAVX > 2 ) {
return value() >= ConcreteRegisterImpl::max_xmm && value() < ConcreteRegisterImpl::max_kpr;
} else {
return false ;
}
}
inline Register as_Register() {
assert( is_Register(), "must be" );
// Yuk
#ifdef AMD64
return ::as_Register(value() >> 1 );
#else
return ::as_Register(value());
#endif // AMD64
}
inline FloatRegister as_FloatRegister() {
assert( is_FloatRegister() && is_even(value()), "must be" );
// Yuk
return ::as_FloatRegister((value() - ConcreteRegisterImpl::max_gpr) >> 1 );
}
inline XMMRegister as_XMMRegister() {
assert( is_XMMRegister() && is_even(value()), "must be" );
// Yuk
return ::as_XMMRegister((value() - ConcreteRegisterImpl::max_fpr) >> 4 );
}
inline KRegister as_KRegister() {
assert(is_KRegister(), "must be" );
// Yuk
return ::as_KRegister((value() - ConcreteRegisterImpl::max_xmm) >> 1 );
}
inline bool is_concrete() {
assert(is_reg(), "must be" );
#ifndef AMD64
if (is_Register()) return true ;
#endif // AMD64
// Do not use is_XMMRegister() here as it depends on the UseAVX setting.
if (value() >= ConcreteRegisterImpl::max_fpr && value() < ConcreteRegisterImpl::max_xmm) {
int base = value() - ConcreteRegisterImpl::max_fpr;
return (base % XMMRegister::max_slots_per_register) == 0 ;
} else {
return is_even(value()); // General, float, and K registers are all two slots wide
}
}
#endif // CPU_X86_VMREG_X86_HPP
Messung V0.5 in Prozent C=80 H=100 G=90
[zur Elbe Produktseite wechseln0.6QuellennavigatorsAnalyse erneut starten2026-06-10]