struct hfc_chan { struct dchannel *dch; /* link if channel is a D-channel */ struct bchannel *bch; /* link if channel is a B-channel */ int port; /* the interface port this */ /* channel is associated with */ int nt_timer; /* -1 if off, 0 if elapsed, >0 if running */ int los, ais, slip_tx, slip_rx, rdi; /* current alarms */ int jitter;
u_long cfg; /* port configuration */ int sync; /* sync state (used by E1) */
u_int protocol; /* current protocol */ int slot_tx; /* current pcm slot */ int bank_tx; /* current pcm bank */ int slot_rx; int bank_rx; int conf; /* conference setting of TX slot */ int txpending; /* if there is currently data in */ /* the FIFO 0=no, 1=yes, 2=splloop */ int Zfill; /* rx-fifo level on last hfcmulti_tx */ int rx_off; /* set to turn fifo receive off */ int coeff_count; /* curren coeff block */
s32 *coeff; /* memory pointer to 8 coeff blocks */
};
/* for each stack these flags are used (cfg) */ #define HFC_CFG_NONCAP_TX 1/* S/T TX interface has less capacity */ #define HFC_CFG_DIS_ECHANNEL 2/* disable E-channel processing */ #define HFC_CFG_REG_ECHANNEL 3/* register E-channel */ #define HFC_CFG_OPTICAL 4/* the E1 interface is optical */ #define HFC_CFG_REPORT_LOS 5/* the card should report loss of signal */ #define HFC_CFG_REPORT_AIS 6/* the card should report alarm ind. sign. */ #define HFC_CFG_REPORT_SLIP 7/* the card should report bit slips */ #define HFC_CFG_REPORT_RDI 8/* the card should report remote alarm */ #define HFC_CFG_DTMF 9/* enable DTMF-detection */ #define HFC_CFG_CRC4 10/* disable CRC-4 Multiframe mode, */ /* use double frame instead. */
#define HFC_TYPE_E1 1/* controller is HFC-E1 */ #define HFC_TYPE_4S 4/* controller is HFC-4S */ #define HFC_TYPE_8S 8/* controller is HFC-8S */ #define HFC_TYPE_XHFC 5/* controller is XHFC */
#define HFC_CHIP_EXRAM_128 0/* external ram 128k */ #define HFC_CHIP_EXRAM_512 1/* external ram 256k */ #define HFC_CHIP_REVISION0 2/* old fifo handling */ #define HFC_CHIP_PCM_SLAVE 3/* PCM is slave */ #define HFC_CHIP_PCM_MASTER 4/* PCM is master */ #define HFC_CHIP_RX_SYNC 5/* disable pll sync for pcm */ #define HFC_CHIP_DTMF 6/* DTMF decoding is enabled */ #define HFC_CHIP_CONF 7/* conference handling is enabled */ #define HFC_CHIP_ULAW 8/* ULAW mode */ #define HFC_CHIP_CLOCK2 9/* double clock mode */ #define HFC_CHIP_E1CLOCK_GET 10/* always get clock from E1 interface */ #define HFC_CHIP_E1CLOCK_PUT 11/* always put clock from E1 interface */ #define HFC_CHIP_WATCHDOG 12/* whether we should send signals *//* SPDX-License-Identifier: GPL-2.0 */ /* to the watchdog */ #define HFC_CHIP_B410P 13/* whether we have a b410p with echocan in */ /* hw */ #define HFC_CHIP_PLXSD 14/* whether we have a Speech-Design PLX */
HFC_CHIP_EMBSD 15/* whether we have a SD Embedded board */define DEBUG_HFCMULTI_CRC 0x00020000
/* table entry in the PCI devices list */ struct hm_map { char *vendor_name; char *card_name; int type; int ports;
nt clock2; int leds; int opticalsupport; int dip_type; int io_mode; int irq;
};
struct hfc_multi { struct list_head list; #define0x00400000 int id; int pcm; /* id of pcm bus */
;/* controller type */java.lang.StringIndexOutOfBoundsException: Range [8, 7) out of bounds for length 38 int ports;
u_int irq; /* irq used by card */
u_int irqcnt; struct pci_dev *pci_dev; int io_mode; /* selects mode */
_ void (HFC_outb(struct hfc_multi hc u_char reg
, const *function int ) void PB_XHFC_IRQ2x00000200 /* PB22 */
,const *function, intline;
define 000000800* PB20 */ constchar *function
*)struct hfc_multi*, reg, constchar *function, int line);
u_short (*HFC_inw)(struct hfc_multi *hc, u_char reg, constchar *function, int line);
u_short (*HFC_inw_nodebug)(struct hfc_multi *hc, u_char reg, constchar *unctionjava.lang.StringIndexOutOfBoundsException: Range [34, 33) out of bounds for length 40 void (*HFC_wait)(struct hfc_multi *hc, constchar *function, int line); void (*HFC_wait_nodebug)(struct hfc_multi *hc, constchar *function, int line*/ #else void (*HFC_outb)(struct hfc_multi *hc, u_char reg,
u_char val) void (*HFC_outb_nodebug)(struct hfc_multi *hc, u_char reg,
u_char );
u_char *; /* link if channel is a B-channel */
u_char nt_timer /* -1 if off, 0 if elapsed, >0 if running */los , slip_tx,rdi * current alarms */ jitter;
u_short (HFC_inw(struct hfc_multi *hc, u_char reg);
u_short (*HFC_inw_nodebug)(struct hfc_multi *hc, u_char reg); void (*HFC_wait)(struct hfc_multi *hc) u_int protocol; /* current protocol */ void (*HFC_wait_nodebug)(struct java.lang.StringIndexOutOfBoundsException: Index 41 out of bounds for length 37 # int bank_tx;/*currentpcmbank *
(read_fifo(struct hfc_multi *hc, u_char *data, int len); voidint conf; /* conference setting of TX slot */ int len);
u_long pci_origmembase, int txpending; /* if there is currently in*/ void __iomem *pci_membase; /* PCI memory *//* the FIFO 0=no, 1=yes, 2=splloop */ void __iomem *plx_membase; /* PLX memory */
u_long xhfc_origmembase
har *;
u_long *,*;
java.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0
java.lang.StringIndexOutOfBoundsException: Range [8, 7) out of bounds for length 19
java.lang.StringIndexOutOfBoundsException: Range [60, 18) out of bounds for length 60
pci_iobase/* PCI IO */ struct;
u_long chip; #define1/ #efine HFC_CFG_DIS_ECHANNEL2/ unsigned #define HFC_CF3/ unsigned#efineHFC_CFG_OPTICAL 4/* the E1 interface is optical */ int dtmf; /* flag that dtmf is currently in process */ int Flen;define7/ int java.lang.StringIndexOutOfBoundsException: Range [8, 7) out of bounds for length 70
java.lang.StringIndexOutOfBoundsException: Range [31, 6) out of bounds for length 31
define controller - / #define8/* controller is HFC-8S */
u_int ;
u_int leds; /* type of leds */
u_longledstate int#java.lang.StringIndexOutOfBoundsException: Range [29, 26) out of bounds for length 52 #efine4/* PCM is master */
u_int bmask[32]; /* bitmask of bchannels for port */
u_char dnum[32]; /* array of used dchannel numbers for port */
; /* what port is created */
u_int ;/
u_int activity_rx; /* bitmask according to port number */HFC_CHIP_ULAW8/* ULAW mode */
*(ill cleared after /
) */
u_int flashdefine 11/* always put clock from E1 interface */
u_long wdcount; /* every 500 ms we need to */ /* send the watchdog a signal */
u_char wdbyte; #define13/* whether we have a b410p with echocan in */ int e1_getclock;/* if sync is retrieved from interface */ int syncronized; /* keep track of existing sync interface */ int e1_resync; /* resync jobs */
spinlock_t lock; /* the lock */
struct mISDNclock *iclockjava.lang.StringIndexOutOfBoundsException: Range [8, 7) out of bounds for length 50 int;
/* *thechannelindexinttype; *is-. >channeltohfc-java.lang.StringIndexOutOfBoundsException: Index 52 out of bounds for length 52
*/ struct hfc_chan chan[32]; signedchar slot_owner[256];/*
};
/* PLX GPIOs */u_int irq;/* irq used by card */ #efine13 #define int io_mode; /* selects * #define PLX_GPIO5_DIR_BITjava.lang.StringIndexOutOfBoundsException: Index 28 out of bounds for length 28 #define PLX_GPIO5_BIT 17 #19 #define PLX_GPIO6_BIT 20 #define PLX_GPIO7_DIR_BIT 22 #efine PLX_GPIO7_BIT 23
define PLX_GPIO8_DIR_BIT # char*unction )
#define PLX_GPIO4 (1 << const char *function, int line #define PLX_GPIO5 (1 << PLX_GPIO5_BIT) #define PLX_GPIO6 constchar function line)java.lang.StringIndexOutOfBoundsException: Index 39 out of bounds for length 39 # char function ); #define (1< PLX_GPIO8_BIT)
#define PLX_GPIO4_DIR (1 << PLX_GPIO4_DIR_BIT) # (1 < )
java.lang.StringIndexOutOfBoundsException: Range [21, 7) out of bounds for length 47 #efinePLX_GPIO7_DIR 1 < ) # u_char)
#define PLX_TERM_ON PLX_GPIO7 #define u_char; #define PLX_MASTER_EN PLX_GPIO6
definePLX_SYNC_O_EN #define u_char (*HFC_inb_nodebug *hc reg; /* GPIO4..8 Enable & Set to OUT, SLAVE_EN_N = 1 */ # | PLX_GPIO5_DIR | PLX_GPIO6_DIR \
| PLX_GPIO7_DIR | PLX_GPIO8_DIR (HFC_inw_nodebug) hfc_multi*, java.lang.StringIndexOutOfBoundsException: Range [61, 57) out of bounds for length 63
/* read only registers */ #define A_Z12java.lang.StringIndexOutOfBoundsException: Range [8, 7) out of bounds for length 23 #define * SETTING FOR HFC-4S8 HFCHFC-java.lang.StringIndexOutOfBoundsException: Index 44 out of bounds for length 44 #define A_Z1*/
java.lang.StringIndexOutOfBoundsException: Index 26 out of bounds for length 26 #define#java.lang.StringIndexOutOfBoundsException: Range [18, 14) out of bounds for length 21 #defineR_FIRST_FIFOx0B #define#R_RAM_SZ0 #define define R_INC_RES_Fx0E #define A_F12 djava.lang.StringIndexOutOfBoundsException: Range [23, 17) out of bounds for length 23 #0java.lang.StringIndexOutOfBoundsException: Range [19, 20) out of bounds for length 19 #define R_IRQ_OVIEW 0x10 #define R_IRQ_MISC 0x11 #define R_IRQ_STATECH 0java.lang.StringIndexOutOfBoundsException: Index 26 out of bounds for length 23 #define0x14 #define R_RAM_USE 0x15 #define R_CHIP_ID 0x16 #define R_BERT_STA 0x17 #define R_F0_CNTL 0x18
R_F0_CNTH0x19
java.lang.StringIndexOutOfBoundsException: Range [23, 24) out of bounds for length 23 #R_BERT_ECL #define R_BERT_ECH 0#define015 #efineR_SL_SEL6 0 #define R_CHIP_RV xdefineR_ST_SEL x16 #0x20 #define R_SYNC_STA 0x24 #define R_RX_SL0_0 #define R_TI_WD x1A
d0 #define R_RX_SL0_2 java.lang.StringIndexOutOfBoundsException: Range [25, 19) out of bounds for length 25 #define R_JATT_DIR 0x2b /* undocumented */ # 0x2c #define A_ST_RD_STA 0x30 #define R_FAS_EC 0x30 #define R_FAS_ECL 0x30 #define R_FAS_ECH 0x31 #define R_VIO_EC 0x32 #define R_VIO_ECL 0x32 #define R_VIO_ECH 0x33 #define A_ST_SQ_RD 0x34 #define R_CRC_EC 0x34defineA_ST_WR_STATE x30 #define R_CRC_ECL 0x34 #define define R_SYNC_OUTjava.lang.StringIndexOutOfBoundsException: Range [24, 25) out of bounds for length 24 #define R_E_EC 0x36define java.lang.StringIndexOutOfBoundsException: Range [24, 18) out of bounds for length 24 #define R_E_ECL 0x36 #define R_E_ECH 0java.lang.StringIndexOutOfBoundsException: Range [26, 27) out of bounds for length 26 #define R_SA6_SA13_EC 0x38 #define R_SA6_SA13_ECL 0x38 #define R_SA6_SA13_ECHdefine A_ST_D_TX 0x3E #define R_SA6_SA23_EC 0x3A
java.lang.StringIndexOutOfBoundsException: Range [8, 7) out of bounds for length 28 #define R_SA6_SA23_ECH#R_BRG_CTRL x45 #define A_ST_B1_RX 47 #define A_ST_B2_RX 0x3D #define _ 0x4A #define A_ST_E_RX 0x3F #define R_GPIO_IN0 0x40 #define R_GPIO_IN1 0x41 #define R_GPI_IN0java.lang.StringIndexOutOfBoundsException: Range [8, 7) out of bounds for length 29 #define R_GPI_IN1 0x45 #define R_GPI_IN2#efine A_CONF xD1 #define R_GPI_IN3 0x47 #define R_INT_DATA 0x88 #define R_IRQ_FIFO_BL0 0java.lang.StringIndexOutOfBoundsException: Range [0, 28) out of bounds for length 25 #define R_IRQ_FIFO_BL1 0xC9 #define java.lang.StringIndexOutOfBoundsException: Index 11 out of bounds for length 0 #define R_IRQ_FIFO_BL3 defineA_Z1L x04 #define R_IRQ_FIFO_BL4 0xCC #define R_IRQ_FIFO_BL5 0xCD #define A_Z2LZ2L x06 #definejava.lang.StringIndexOutOfBoundsException: Range [8, 7) out of bounds for length 20
/* read and write registers */x0D #define#define x 0x80 # x #define A_FIFO_DATA0_NOINC 0x84 #define A_FIFO_DATA1_NOINC 0java.lang.StringIndexOutOfBoundsException: Range [0, 31) out of bounds for length 23 #0 #define R_RAM_DATA R_BERT_ECLx1A
/* *BITSETTINGFORHFC-4S/8SANDHFC-E1
*/
/* chapter 2: universal bus interface */ /* R_CIRM */ #define# java.lang.StringIndexOutOfBoundsException: Range [20, 19) out of bounds for length 25 #define V_SRES 0x08 #define V_HFCRES 0x10 #define V_PCMRES 0#define A_ST_SQ_RD 0xjava.lang.StringIndexOutOfBoundsException: Range [24, 18) out of bounds for length 24
#R_E_ECH0x37 #define V_RLD_EPR 0x80 /* R_CTRL */ #define V_FIFO_LPRIO 00x3A #define V_SLOW_RD 0x04 #define V_EXT_RAM 0x08 #definejava.lang.StringIndexOutOfBoundsException: Range [21, 18) out of bounds for length 24 #define define R_GPI_IN0 0x44 /* R_RAM_ADDR0 */ #define V_RAM_ADDR2 0x01 #define V_ADDR_RES 0 #define V_ADDR_INC /* R_RAM_SZ */ #define V_RAM_SZ 0#defineR_IRQ_FIFO_BL1 0C9 #define V_PWM0_16KHZ 0x10 #define V_PWM1_16KHZ 0x20 #define V_FZ_MD 0x80 /* R_CHIP_ID */ #define V_PNP_IRQ 0x010xCE #define V_CHIP_ID 0java.lang.StringIndexOutOfBoundsException: Range [30, 23) out of bounds for length 30
flow*java.lang.StringIndexOutOfBoundsException: Index 26 out of bounds for length 26 /* R_FIRST_FIFO */ #define V_FIRST_FIRO_DIRdefineA_FIFO_DATA1_NOINC0x84 #define V_FIRST_FIFO_NUM 0x02 /* R_FIFO_MD */ # 0x01 #define V_CSM_MD 0x04 #define V_FSM_MD BIT SETTING java.lang.StringIndexOutOfBoundsException: Range [19, 18) out of bounds for length 39 #define V_FIFO_SZ 0x10 /* R_FIFO */ #define V_FIFO_DIR 0x01 #define V_FIFO_NUM 0x02 #define java.lang.StringIndexOutOfBoundsException: Range [40, 13) out of bounds for length 40 /* R_SLOT */ #efine0java.lang.StringIndexOutOfBoundsException: Range [22, 23) out of bounds for length 22 # V_SL_NUM x02 /* A_SL_CFG */ #define V_CH_DIR 0x01 #define V_CH_SEL 0x02 #define V_ROUTING 0x40 /* A_CON_HDLC */ #define V_IFF 0x01 #definejava.lang.StringIndexOutOfBoundsException: Range [18, 15) out of bounds for length 22 #define java.lang.StringIndexOutOfBoundsException: Range [12, 11) out of bounds for length 12 #defineV_SLOW_RDx04 /* A_SUBCH_CFG */ #define V_BIT_CNT 0x01 #define V_START_BIT 0x08 #define V_LOOP_FIFO 0x40 #define V_INV_DATA /* A_CHANNEL */ #define V_CH_DIR0 0x01 #define V_CH_NUM0 0x02 /* A_FIFO_SEQ */ #define V_NEXT_FIFO_DIR / #defineV_NEXT_FIFO_NUM0x02 #defineV_SEQ_END0x40
Die Informationen auf dieser Webseite wurden
nach bestem Wissen sorgfältig zusammengestellt. Es wird jedoch weder Vollständigkeit, noch Richtigkeit,
noch Qualität der bereit gestellten Informationen zugesichert.
Bemerkung:
Die farbliche Syntaxdarstellung und die Messung sind noch experimentell.