/*
* Copyright 2013 Red Hat Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Authors: Ben Skeggs
*/
#include <subdev/bios.h>
#include <subdev/bios/bit.h>
#include <subdev/bios/rammap.h>
u32
nvbios_rammapTe(struct nvkm_bios *bios, u8 *ver, u8 *hdr,
u8 *cnt, u8 *len, u8 *snr, u8 *ssz)
{
struct bit_entry bit_P;
u32 rammap = 0 x0000;
if (!bit_entry(bios, 'P' , &bit_P)) {
if (bit_P.version == 2 )
rammap = nvbios_rd32(bios, bit_P.offset + 4 );
if (rammap) {
*ver = nvbios_rd08(bios, rammap + 0 );
switch (*ver) {
case 0 x10:
case 0 x11:
*hdr = nvbios_rd08(bios, rammap + 1 );
*cnt = nvbios_rd08(bios, rammap + 5 );
*len = nvbios_rd08(bios, rammap + 2 );
*snr = nvbios_rd08(bios, rammap + 4 );
*ssz = nvbios_rd08(bios, rammap + 3 );
return rammap;
default :
break ;
}
}
}
return 0 x0000;
}
u32
nvbios_rammapEe(struct nvkm_bios *bios, int idx,
u8 *ver, u8 *hdr, u8 *cnt, u8 *len)
{
u8 snr, ssz;
u32 rammap = nvbios_rammapTe(bios, ver, hdr, cnt, len, &snr, &ssz);
if (rammap && idx < *cnt) {
rammap = rammap + *hdr + (idx * (*len + (snr * ssz)));
*hdr = *len;
*cnt = snr;
*len = ssz;
return rammap;
}
return 0 x0000;
}
/* Pretend a performance mode is also a rammap entry, helps coalesce entries
* later on */
u32
nvbios_rammapEp_from_perf(struct nvkm_bios *bios, u32 data, u8 size,
struct nvbios_ramcfg *p)
{
memset(p, 0 x00, sizeof (*p));
p->rammap_00_16_20 = (nvbios_rd08(bios, data + 0 x16) & 0 x20) >> 5 ;
p->rammap_00_16_40 = (nvbios_rd08(bios, data + 0 x16) & 0 x40) >> 6 ;
p->rammap_00_17_02 = (nvbios_rd08(bios, data + 0 x17) & 0 x02) >> 1 ;
return data;
}
u32
nvbios_rammapEp(struct nvkm_bios *bios, int idx,
u8 *ver, u8 *hdr, u8 *cnt, u8 *len, struct nvbios_ramcfg *p)
{
u32 data = nvbios_rammapEe(bios, idx, ver, hdr, cnt, len), temp;
memset(p, 0 x00, sizeof (*p));
p->rammap_ver = *ver;
p->rammap_hdr = *hdr;
switch (!!data * *ver) {
case 0 x10:
p->rammap_min = nvbios_rd16(bios, data + 0 x00);
p->rammap_max = nvbios_rd16(bios, data + 0 x02);
p->rammap_10_04_02 = (nvbios_rd08(bios, data + 0 x04) & 0 x02) >> 1 ;
p->rammap_10_04_08 = (nvbios_rd08(bios, data + 0 x04) & 0 x08) >> 3 ;
break ;
case 0 x11:
p->rammap_min = nvbios_rd16(bios, data + 0 x00);
p->rammap_max = nvbios_rd16(bios, data + 0 x02);
p->rammap_11_08_01 = (nvbios_rd08(bios, data + 0 x08) & 0 x01) >> 0 ;
p->rammap_11_08_0c = (nvbios_rd08(bios, data + 0 x08) & 0 x0c) >> 2 ;
p->rammap_11_08_10 = (nvbios_rd08(bios, data + 0 x08) & 0 x10) >> 4 ;
temp = nvbios_rd32(bios, data + 0 x09);
p->rammap_11_09_01ff = (temp & 0 x000001ff) >> 0 ;
p->rammap_11_0a_03fe = (temp & 0 x0003fe00) >> 9 ;
p->rammap_11_0a_0400 = (temp & 0 x00040000) >> 18 ;
p->rammap_11_0a_0800 = (temp & 0 x00080000) >> 19 ;
p->rammap_11_0b_01f0 = (temp & 0 x01f00000) >> 20 ;
p->rammap_11_0b_0200 = (temp & 0 x02000000) >> 25 ;
p->rammap_11_0b_0400 = (temp & 0 x04000000) >> 26 ;
p->rammap_11_0b_0800 = (temp & 0 x08000000) >> 27 ;
p->rammap_11_0d = nvbios_rd08(bios, data + 0 x0d);
p->rammap_11_0e = nvbios_rd08(bios, data + 0 x0e);
p->rammap_11_0f = nvbios_rd08(bios, data + 0 x0f);
p->rammap_11_11_0c = (nvbios_rd08(bios, data + 0 x11) & 0 x0c) >> 2 ;
break ;
default :
data = 0 ;
break ;
}
return data;
}
u32
nvbios_rammapEm(struct nvkm_bios *bios, u16 mhz,
u8 *ver, u8 *hdr, u8 *cnt, u8 *len, struct nvbios_ramcfg *info)
{
int idx = 0 ;
u32 data;
while ((data = nvbios_rammapEp(bios, idx++, ver, hdr, cnt, len, info))) {
if (mhz >= info->rammap_min && mhz <= info->rammap_max)
break ;
}
return data;
}
u32
nvbios_rammapSe(struct nvkm_bios *bios, u32 data,
u8 ever, u8 ehdr, u8 ecnt, u8 elen, int idx, u8 *ver, u8 *hdr)
{
if (idx < ecnt) {
data = data + ehdr + (idx * elen);
*ver = ever;
*hdr = elen;
return data;
}
return 0 ;
}
u32
nvbios_rammapSp_from_perf(struct nvkm_bios *bios, u32 data, u8 size, int idx,
struct nvbios_ramcfg *p)
{
data += (idx * size);
if (size < 11 )
return 0 x00000000;
p->ramcfg_ver = 0 ;
p->ramcfg_timing = nvbios_rd08(bios, data + 0 x01);
p->ramcfg_00_03_01 = (nvbios_rd08(bios, data + 0 x03) & 0 x01) >> 0 ;
p->ramcfg_00_03_02 = (nvbios_rd08(bios, data + 0 x03) & 0 x02) >> 1 ;
p->ramcfg_DLLoff = (nvbios_rd08(bios, data + 0 x03) & 0 x04) >> 2 ;
p->ramcfg_00_03_08 = (nvbios_rd08(bios, data + 0 x03) & 0 x08) >> 3 ;
p->ramcfg_RON = (nvbios_rd08(bios, data + 0 x03) & 0 x10) >> 3 ;
p->ramcfg_FBVDDQ = (nvbios_rd08(bios, data + 0 x03) & 0 x80) >> 7 ;
p->ramcfg_00_04_02 = (nvbios_rd08(bios, data + 0 x04) & 0 x02) >> 1 ;
p->ramcfg_00_04_04 = (nvbios_rd08(bios, data + 0 x04) & 0 x04) >> 2 ;
p->ramcfg_00_04_20 = (nvbios_rd08(bios, data + 0 x04) & 0 x20) >> 5 ;
p->ramcfg_00_05 = (nvbios_rd08(bios, data + 0 x05) & 0 xff) >> 0 ;
p->ramcfg_00_06 = (nvbios_rd08(bios, data + 0 x06) & 0 xff) >> 0 ;
p->ramcfg_00_07 = (nvbios_rd08(bios, data + 0 x07) & 0 xff) >> 0 ;
p->ramcfg_00_08 = (nvbios_rd08(bios, data + 0 x08) & 0 xff) >> 0 ;
p->ramcfg_00_09 = (nvbios_rd08(bios, data + 0 x09) & 0 xff) >> 0 ;
p->ramcfg_00_0a_0f = (nvbios_rd08(bios, data + 0 x0a) & 0 x0f) >> 0 ;
p->ramcfg_00_0a_f0 = (nvbios_rd08(bios, data + 0 x0a) & 0 xf0) >> 4 ;
return data;
}
u32
nvbios_rammapSp(struct nvkm_bios *bios, u32 data,
u8 ever, u8 ehdr, u8 ecnt, u8 elen, int idx,
u8 *ver, u8 *hdr, struct nvbios_ramcfg *p)
{
data = nvbios_rammapSe(bios, data, ever, ehdr, ecnt, elen, idx, ver, hdr);
p->ramcfg_ver = *ver;
p->ramcfg_hdr = *hdr;
switch (!!data * *ver) {
case 0 x10:
p->ramcfg_timing = nvbios_rd08(bios, data + 0 x01);
p->ramcfg_10_02_01 = (nvbios_rd08(bios, data + 0 x02) & 0 x01) >> 0 ;
p->ramcfg_10_02_02 = (nvbios_rd08(bios, data + 0 x02) & 0 x02) >> 1 ;
p->ramcfg_10_02_04 = (nvbios_rd08(bios, data + 0 x02) & 0 x04) >> 2 ;
p->ramcfg_10_02_08 = (nvbios_rd08(bios, data + 0 x02) & 0 x08) >> 3 ;
p->ramcfg_10_02_10 = (nvbios_rd08(bios, data + 0 x02) & 0 x10) >> 4 ;
p->ramcfg_10_02_20 = (nvbios_rd08(bios, data + 0 x02) & 0 x20) >> 5 ;
p->ramcfg_DLLoff = (nvbios_rd08(bios, data + 0 x02) & 0 x40) >> 6 ;
p->ramcfg_10_03_0f = (nvbios_rd08(bios, data + 0 x03) & 0 x0f) >> 0 ;
p->ramcfg_10_04_01 = (nvbios_rd08(bios, data + 0 x04) & 0 x01) >> 0 ;
p->ramcfg_FBVDDQ = (nvbios_rd08(bios, data + 0 x04) & 0 x08) >> 3 ;
p->ramcfg_10_05 = (nvbios_rd08(bios, data + 0 x05) & 0 xff) >> 0 ;
p->ramcfg_10_06 = (nvbios_rd08(bios, data + 0 x06) & 0 xff) >> 0 ;
p->ramcfg_10_07 = (nvbios_rd08(bios, data + 0 x07) & 0 xff) >> 0 ;
p->ramcfg_10_08 = (nvbios_rd08(bios, data + 0 x08) & 0 xff) >> 0 ;
p->ramcfg_10_09_0f = (nvbios_rd08(bios, data + 0 x09) & 0 x0f) >> 0 ;
p->ramcfg_10_09_f0 = (nvbios_rd08(bios, data + 0 x09) & 0 xf0) >> 4 ;
break ;
case 0 x11:
p->ramcfg_timing = nvbios_rd08(bios, data + 0 x00);
p->ramcfg_11_01_01 = (nvbios_rd08(bios, data + 0 x01) & 0 x01) >> 0 ;
p->ramcfg_11_01_02 = (nvbios_rd08(bios, data + 0 x01) & 0 x02) >> 1 ;
p->ramcfg_11_01_04 = (nvbios_rd08(bios, data + 0 x01) & 0 x04) >> 2 ;
p->ramcfg_11_01_08 = (nvbios_rd08(bios, data + 0 x01) & 0 x08) >> 3 ;
p->ramcfg_11_01_10 = (nvbios_rd08(bios, data + 0 x01) & 0 x10) >> 4 ;
p->ramcfg_DLLoff = (nvbios_rd08(bios, data + 0 x01) & 0 x20) >> 5 ;
p->ramcfg_11_01_40 = (nvbios_rd08(bios, data + 0 x01) & 0 x40) >> 6 ;
p->ramcfg_11_01_80 = (nvbios_rd08(bios, data + 0 x01) & 0 x80) >> 7 ;
p->ramcfg_11_02_03 = (nvbios_rd08(bios, data + 0 x02) & 0 x03) >> 0 ;
p->ramcfg_11_02_04 = (nvbios_rd08(bios, data + 0 x02) & 0 x04) >> 2 ;
p->ramcfg_11_02_08 = (nvbios_rd08(bios, data + 0 x02) & 0 x08) >> 3 ;
p->ramcfg_11_02_10 = (nvbios_rd08(bios, data + 0 x02) & 0 x10) >> 4 ;
p->ramcfg_11_02_40 = (nvbios_rd08(bios, data + 0 x02) & 0 x40) >> 6 ;
p->ramcfg_11_02_80 = (nvbios_rd08(bios, data + 0 x02) & 0 x80) >> 7 ;
p->ramcfg_11_03_0f = (nvbios_rd08(bios, data + 0 x03) & 0 x0f) >> 0 ;
p->ramcfg_11_03_30 = (nvbios_rd08(bios, data + 0 x03) & 0 x30) >> 4 ;
p->ramcfg_11_03_c0 = (nvbios_rd08(bios, data + 0 x03) & 0 xc0) >> 6 ;
p->ramcfg_11_03_f0 = (nvbios_rd08(bios, data + 0 x03) & 0 xf0) >> 4 ;
p->ramcfg_11_04 = (nvbios_rd08(bios, data + 0 x04) & 0 xff) >> 0 ;
p->ramcfg_11_06 = (nvbios_rd08(bios, data + 0 x06) & 0 xff) >> 0 ;
p->ramcfg_11_07_02 = (nvbios_rd08(bios, data + 0 x07) & 0 x02) >> 1 ;
p->ramcfg_11_07_04 = (nvbios_rd08(bios, data + 0 x07) & 0 x04) >> 2 ;
p->ramcfg_11_07_08 = (nvbios_rd08(bios, data + 0 x07) & 0 x08) >> 3 ;
p->ramcfg_11_07_10 = (nvbios_rd08(bios, data + 0 x07) & 0 x10) >> 4 ;
p->ramcfg_11_07_40 = (nvbios_rd08(bios, data + 0 x07) & 0 x40) >> 6 ;
p->ramcfg_11_07_80 = (nvbios_rd08(bios, data + 0 x07) & 0 x80) >> 7 ;
p->ramcfg_11_08_01 = (nvbios_rd08(bios, data + 0 x08) & 0 x01) >> 0 ;
p->ramcfg_11_08_02 = (nvbios_rd08(bios, data + 0 x08) & 0 x02) >> 1 ;
p->ramcfg_11_08_04 = (nvbios_rd08(bios, data + 0 x08) & 0 x04) >> 2 ;
p->ramcfg_11_08_08 = (nvbios_rd08(bios, data + 0 x08) & 0 x08) >> 3 ;
p->ramcfg_11_08_10 = (nvbios_rd08(bios, data + 0 x08) & 0 x10) >> 4 ;
p->ramcfg_11_08_20 = (nvbios_rd08(bios, data + 0 x08) & 0 x20) >> 5 ;
p->ramcfg_11_09 = (nvbios_rd08(bios, data + 0 x09) & 0 xff) >> 0 ;
break ;
default :
data = 0 ;
break ;
}
return data;
}
Messung V0.5 in Prozent C=99 H=97 G=97
¤ Dauer der Verarbeitung: 0.9 Sekunden
(vorverarbeitet am 2026-06-07)
¤
*© Formatika GbR, Deutschland