/*
* This file is subject to the terms and conditions of the GNU General Public
* License . See the file " COPYING " in the main directory of this archive
* for more details .
*
* Copyright ( C ) 1996 , 99 Ralf Baechle
* Copyright ( C ) 2000 , 2002 Maciej W . Rozycki
* Copyright ( C ) 1990 , 1999 by Silicon Graphics , Inc .
*/
#ifndef _ASM_ADDRSPACE_H
#define _ASM_ADDRSPACE_H
#include <spaces.h>
/*
* Configure language
*/
#ifdef __ASSEMBLY__
#define _ATYPE_
#define _ATYPE32_
#define _ATYPE64_
#define _CONST64_(x) x
#else
#define _ATYPE_ __PTRDIFF_TYPE__
#define _ATYPE32_ int
#define _ATYPE64_ __s64
#ifdef CONFIG_64BIT
#define _CONST64_(x) x ## L
#else
#define _CONST64_(x) x ## LL
#endif
#endif
/*
* 32 - bit MIPS address spaces
*/
#ifdef __ASSEMBLY__
#define _ACAST32_
#define _ACAST64_
#else
#define _ACAST32_ (_ATYPE_)(_ATYPE32_) /* widen if necessary */
#define _ACAST64_ (_ATYPE64_) /* do _not_ narrow */
#endif
/*
* Returns the kernel segment base of a given address
*/
#define KSEGX(a) ((_ACAST32_(a)) & _ACAST32_(0 xe0000000))
/*
* Gives the size of each kernel segment
*/
#define CSEGX_SIZE 0 x20000000
/*
* Returns the physical address of a CKSEGx / XKPHYS address
*/
#define CPHYSADDR(a) ((_ACAST32_(a)) & 0 x1fffffff)
#define XPHYSADDR(a) ((_ACAST64_(a)) & \
_CONST64_(0 x0000ffffffffffff))
#ifdef CONFIG_64BIT
/*
* Memory segments ( 64 bit kernel mode addresses )
* The compatibility segments use the full 64 - bit sign extended value . Note
* the R8000 doesn ' t have them so don ' t reference these in generic MIPS code .
*/
#define XKUSEG _CONST64_(0 x0000000000000000)
#define XKSSEG _CONST64_(0 x4000000000000000)
#define XKPHYS _CONST64_(0 x8000000000000000)
#define XKSEG _CONST64_(0 xc000000000000000)
#define CKSEG0 _CONST64_(0 xffffffff80000000)
#define CKSEG1 _CONST64_(0 xffffffffa0000000)
#define CKSSEG _CONST64_(0 xffffffffc0000000)
#define CKSEG3 _CONST64_(0 xffffffffe0000000)
#define CKSEG0ADDR(a) (CPHYSADDR(a) | CKSEG0)
#define CKSEG1ADDR(a) (CPHYSADDR(a) | CKSEG1)
#define CKSEG2ADDR(a) (CPHYSADDR(a) | CKSEG2)
#define CKSEG3ADDR(a) (CPHYSADDR(a) | CKSEG3)
#else
#define CKSEG0ADDR(a) (CPHYSADDR(a) | KSEG0)
#define CKSEG1ADDR(a) (CPHYSADDR(a) | KSEG1)
#define CKSEG2ADDR(a) (CPHYSADDR(a) | KSEG2)
#define CKSEG3ADDR(a) (CPHYSADDR(a) | KSEG3)
/*
* Map an address to a certain kernel segment
*/
#define KSEG0ADDR(a) (CPHYSADDR(a) | KSEG0)
#define KSEG1ADDR(a) (CPHYSADDR(a) | KSEG1)
#define KSEG2ADDR(a) (CPHYSADDR(a) | KSEG2)
#define KSEG3ADDR(a) (CPHYSADDR(a) | KSEG3)
/*
* Memory segments ( 32 bit kernel mode addresses )
* These are the traditional names used in the 32 - bit universe .
*/
#define KUSEG 0 x00000000
#define KSEG0 0 x80000000
#define KSEG1 0 xa0000000
#define KSEG2 0 xc0000000
#define KSEG3 0 xe0000000
#define CKUSEG 0 x00000000
#define CKSEG0 0 x80000000
#define CKSEG1 0 xa0000000
#define CKSEG2 0 xc0000000
#define CKSEG3 0 xe0000000
#endif
/*
* Cache modes for XKPHYS address conversion macros
*/
#define K_CALG_COH_EXCL1_NOL2 0
#define K_CALG_COH_SHRL1_NOL2 1
#define K_CALG_UNCACHED 2
#define K_CALG_NONCOHERENT 3
#define K_CALG_COH_EXCL 4
#define K_CALG_COH_SHAREABLE 5
#define K_CALG_NOTUSED 6
#define K_CALG_UNCACHED_ACCEL 7
/*
* 64 - bit address conversions
*/
#define PHYS_TO_XKSEG_UNCACHED(p) PHYS_TO_XKPHYS(K_CALG_UNCACHED, (p))
#define PHYS_TO_XKSEG_CACHED(p) PHYS_TO_XKPHYS(K_CALG_COH_SHAREABLE, (p))
#define XKPHYS_TO_PHYS(p) ((p) & TO_PHYS_MASK)
#define PHYS_TO_XKPHYS(cm, a) (XKPHYS | (_ACAST64_(cm) << 59 ) | (a))
/*
* The ultimate limited of the 64 - bit MIPS architecture : 2 bits for selecting
* the region , 3 bits for the CCA mode . This leaves 59 bits of which the
* R8000 implements most with its 48 - bit physical address space .
*/
#define TO_PHYS_MASK _CONST64_(0 x07ffffffffffffff) /* 2^^59 - 1 */
#define COMPAT_K1BASE32 _CONST64_(0 xffffffffa0000000)
#define PHYS_TO_COMPATK1(x) ((x) | COMPAT_K1BASE32) /* 32-bit compat k1 */
#define KDM_TO_PHYS(x) (_ACAST64_ (x) & TO_PHYS_MASK)
#define PHYS_TO_K0(x) (_ACAST64_ (x) | CAC_BASE)
#endif /* _ASM_ADDRSPACE_H */
Messung V0.5 in Prozent C=88 H=87 G=87
¤ Dauer der Verarbeitung: 0.11 Sekunden
(vorverarbeitet am 2026-09-29)
¤
*© Formatika GbR, Deutschland