Eine aufbereitete Darstellung der Quelle

 
     
 
 
Anforderungen  |   Konzepte  |   Entwurf  |   Entwicklung  |   Qualitätssicherung  |   Lebenszyklus  |   Steuerung
 
 
 
 
Benutzer

Quellcodebibliothek Statistik Leitseite products/Sources/formale Sprachen/C/LibreOffice/icon-themes/breeze_svg/cmd/   (LibreOffice Version 25.8.3.2©)  Datei vom 5.10.2025 mit Größe 226 B image not shown  

Bilddatei

imx50-evk.dts


products/Sources/formale Sprachen/C/Linux/arch/arm/boot/dts/nxp/imx/imx50-evk.dts

// SPDX-License-Identifier: GPL-2.0+ // // Copyright 2013 Greg Ungerer // Copyright 2011 Freescale Semiconductor, Inc. // Copyright 2011 Linaro Ltd. /dts-v1/; #include "imx50.dtsi" / { model = "Freescale i.MX50 Evaluation Kit"; compatible = "fsl,imx50-evk", "fsl,imx50"; memory@70000000 { device_type = "memory"; reg = <0x70000000 0x80000000>; }; }; &cspi { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_cspi>; cs-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>, <&gpio4 13 GPIO_ACTIVE_LOW>; status = "okay"; flash: flash@1 { #address-cells = <1>; #size-cells = <1>; compatible = "m25p32", "jedec,spi-nor"; spi-max-frequency = <25000000>; reg = <1>; partition@0 { label = "bootloader"; reg = <0x0 0x100000>; read-only; }; partition@100000 { label = "kernel"; reg = <0x100000 0x300000>; }; }; }; &fec { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_fec>; phy-mode = "rmii"; phy-reset-gpios = <&gpio4 12 GPIO_ACTIVE_LOW>; status = "okay"; }; &iomuxc { pinctrl_cspi: cspigrp { fsl,pins = < MX50_PAD_CSPI_SCLK__CSPI_SCLK 0x00 MX50_PAD_CSPI_MISO__CSPI_MISO 0x00 MX50_PAD_CSPI_MOSI__CSPI_MOSI 0x00 MX50_PAD_CSPI_SS0__GPIO4_11 0xc4 MX50_PAD_ECSPI1_MOSI__GPIO4_13 0x84 >; }; pinctrl_fec: fecgrp { fsl,pins = < MX50_PAD_SSI_RXFS__FEC_MDC 0x80 MX50_PAD_SSI_RXC__FEC_MDIO 0x80 MX50_PAD_DISP_D0__FEC_TX_CLK 0x80 MX50_PAD_DISP_D1__FEC_RX_ERR 0x80 MX50_PAD_DISP_D2__FEC_RX_DV 0x80 MX50_PAD_DISP_D3__FEC_RDATA_1 0x80 MX50_PAD_DISP_D4__FEC_RDATA_0 0x80 MX50_PAD_DISP_D5__FEC_TX_EN 0x80 MX50_PAD_DISP_D6__FEC_TDATA_1 0x80 MX50_PAD_DISP_D7__FEC_TDATA_0 0x80 >; }; pinctrl_uart1: uart1grp { fsl,pins = < MX50_PAD_UART1_TXD__UART1_TXD_MUX 0x1e4 MX50_PAD_UART1_RXD__UART1_RXD_MUX 0x1e4 MX50_PAD_UART1_RTS__UART1_RTS 0x1e4 MX50_PAD_UART1_CTS__UART1_CTS 0x1e4 >; }; }; &uart1 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart1>; status = "okay"; }; &usbh1 { status = "okay"; }; &usbotg { status = "okay"; };

                                                                                                                                                                                                                                                                                                                                                                                                     

Neuigkeiten

     Aktuelles
     Motto des Tages

Software

     Quellcodebibliothek
     Eigene Quellcodes
     Fremde Quellcodes
     Suchen

Aktivitäten

     Artikel über Sicherheit
     Anleitung zur Aktivierung von SSL

Muße

     Gedichte
     Musik
     Bilder
Jenseits des Üblichen ....
    

Besucherstatistik

Besucherstatistik