Anforderungen  |   Konzepte  |   Entwurf  |   Entwicklung  |   Qualitätssicherung  |   Lebenszyklus  |   Steuerung
 
 
 
 
Benutzer

products/Sources/formale Sprachen/C/LibreOffice/icon-themes/breeze_svg/cmd/32/   (Office von Apache Version 25.8.3.2©)  Datei vom 5.10.2025 mit Größe 389 B image not shown  

Bilddatei

acp_2_2_enum.h


products/Sources/formale Sprachen/C/Linux/sound/soc/amd/include/acp_2_2_enum.h

/* * ACP_2_2 Register documentation * * Copyright (C) 2014 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included * in all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. */ #ifndef ACP_2_2_ENUM_H #define ACP_2_2_ENUM_H typedef enum DebugBlockId { DBG_BLOCK_ID_RESERVED = 0x0, DBG_BLOCK_ID_DBG = 0x1, DBG_BLOCK_ID_VMC = 0x2, DBG_BLOCK_ID_PDMA = 0x3, DBG_BLOCK_ID_CG = 0x4, DBG_BLOCK_ID_SRBM = 0x5, DBG_BLOCK_ID_GRBM = 0x6, DBG_BLOCK_ID_RLC = 0x7, DBG_BLOCK_ID_CSC = 0x8, DBG_BLOCK_ID_SEM = 0x9, DBG_BLOCK_ID_IH = 0xa, DBG_BLOCK_ID_SC = 0xb, DBG_BLOCK_ID_SQ = 0xc, DBG_BLOCK_ID_UVDU = 0xd, DBG_BLOCK_ID_SQA = 0xe, DBG_BLOCK_ID_SDMA0 = 0xf, DBG_BLOCK_ID_SDMA1 = 0x10, DBG_BLOCK_ID_SPIM = 0x11, DBG_BLOCK_ID_GDS = 0x12, DBG_BLOCK_ID_VC0 = 0x13, DBG_BLOCK_ID_VC1 = 0x14, DBG_BLOCK_ID_PA0 = 0x15, DBG_BLOCK_ID_PA1 = 0x16, DBG_BLOCK_ID_CP0 = 0x17, DBG_BLOCK_ID_CP1 = 0x18, DBG_BLOCK_ID_CP2 = 0x19, DBG_BLOCK_ID_XBR = 0x1a, DBG_BLOCK_ID_UVDM = 0x1b, DBG_BLOCK_ID_VGT0 = 0x1c, DBG_BLOCK_ID_VGT1 = 0x1d, DBG_BLOCK_ID_IA = 0x1e, DBG_BLOCK_ID_SXM0 = 0x1f, DBG_BLOCK_ID_SXM1 = 0x20, DBG_BLOCK_ID_SCT0 = 0x21, DBG_BLOCK_ID_SCT1 = 0x22, DBG_BLOCK_ID_SPM0 = 0x23, DBG_BLOCK_ID_SPM1 = 0x24, DBG_BLOCK_ID_UNUSED0 = 0x25, DBG_BLOCK_ID_UNUSED1 = 0x26, DBG_BLOCK_ID_TCAA = 0x27, DBG_BLOCK_ID_TCAB = 0x28, DBG_BLOCK_ID_TCCA = 0x29, DBG_BLOCK_ID_TCCB = 0x2a, DBG_BLOCK_ID_MCC0 = 0x2b, DBG_BLOCK_ID_MCC1 = 0x2c, DBG_BLOCK_ID_MCC2 = 0x2d, DBG_BLOCK_ID_MCC3 = 0x2e, DBG_BLOCK_ID_SXS0 = 0x2f, DBG_BLOCK_ID_SXS1 = 0x30, DBG_BLOCK_ID_SXS2 = 0x31, DBG_BLOCK_ID_SXS3 = 0x32, DBG_BLOCK_ID_SXS4 = 0x33, DBG_BLOCK_ID_SXS5 = 0x34, DBG_BLOCK_ID_SXS6 = 0x35, DBG_BLOCK_ID_SXS7 = 0x36, DBG_BLOCK_ID_SXS8 = 0x37, DBG_BLOCK_ID_SXS9 = 0x38, DBG_BLOCK_ID_BCI0 = 0x39, DBG_BLOCK_ID_BCI1 = 0x3a, DBG_BLOCK_ID_BCI2 = 0x3b, DBG_BLOCK_ID_BCI3 = 0x3c, DBG_BLOCK_ID_MCB = 0x3d, DBG_BLOCK_ID_UNUSED6 = 0x3e, DBG_BLOCK_ID_SQA00 = 0x3f, DBG_BLOCK_ID_SQA01 = 0x40, DBG_BLOCK_ID_SQA02 = 0x41, DBG_BLOCK_ID_SQA10 = 0x42, DBG_BLOCK_ID_SQA11 = 0x43, DBG_BLOCK_ID_SQA12 = 0x44, DBG_BLOCK_ID_UNUSED7 = 0x45, DBG_BLOCK_ID_UNUSED8 = 0x46, DBG_BLOCK_ID_SQB00 = 0x47, DBG_BLOCK_ID_SQB01 = 0x48, DBG_BLOCK_ID_SQB10 = 0x49, DBG_BLOCK_ID_SQB11 = 0x4a, DBG_BLOCK_ID_SQ00 = 0x4b, DBG_BLOCK_ID_SQ01 = 0x4c, DBG_BLOCK_ID_SQ10 = 0x4d, DBG_BLOCK_ID_SQ11 = 0x4e, DBG_BLOCK_ID_CB00 = 0x4f, DBG_BLOCK_ID_CB01 = 0x50, DBG_BLOCK_ID_CB02 = 0x51, DBG_BLOCK_ID_CB03 = 0x52, DBG_BLOCK_ID_CB04 = 0x53, DBG_BLOCK_ID_UNUSED9 = 0x54, DBG_BLOCK_ID_UNUSED10 = 0x55, DBG_BLOCK_ID_UNUSED11 = 0x56, DBG_BLOCK_ID_CB10 = 0x57, DBG_BLOCK_ID_CB11 = 0x58, DBG_BLOCK_ID_CB12 = 0x59, DBG_BLOCK_ID_CB13 = 0x5a, DBG_BLOCK_ID_CB14 = 0x5b, DBG_BLOCK_ID_UNUSED12 = 0x5c, DBG_BLOCK_ID_UNUSED13 = 0x5d, DBG_BLOCK_ID_UNUSED14 = 0x5e, DBG_BLOCK_ID_TCP0 = 0x5f, DBG_BLOCK_ID_TCP1 = 0x60, DBG_BLOCK_ID_TCP2 = 0x61, DBG_BLOCK_ID_TCP3 = 0x62, DBG_BLOCK_ID_TCP4 = 0x63, DBG_BLOCK_ID_TCP5 = 0x64, DBG_BLOCK_ID_TCP6 = 0x65, DBG_BLOCK_ID_TCP7 = 0x66, DBG_BLOCK_ID_TCP8 = 0x67, DBG_BLOCK_ID_TCP9 = 0x68, DBG_BLOCK_ID_TCP10 = 0x69, DBG_BLOCK_ID_TCP11 = 0x6a, DBG_BLOCK_ID_TCP12 = 0x6b, DBG_BLOCK_ID_TCP13 = 0x6c, DBG_BLOCK_ID_TCP14 = 0x6d, DBG_BLOCK_ID_TCP15 = 0x6e, DBG_BLOCK_ID_TCP16 = 0x6f, DBG_BLOCK_ID_TCP17 = 0x70, DBG_BLOCK_ID_TCP18 = 0x71, DBG_BLOCK_ID_TCP19 = 0x72, DBG_BLOCK_ID_TCP20 = 0x73, DBG_BLOCK_ID_TCP21 = 0x74, DBG_BLOCK_ID_TCP22 = 0x75, DBG_BLOCK_ID_TCP23 = 0x76, DBG_BLOCK_ID_TCP_RESERVED0 = 0x77, DBG_BLOCK_ID_TCP_RESERVED1 = 0x78, DBG_BLOCK_ID_TCP_RESERVED2 = 0x79, DBG_BLOCK_ID_TCP_RESERVED3 = 0x7a, DBG_BLOCK_ID_TCP_RESERVED4 = 0x7b, DBG_BLOCK_ID_TCP_RESERVED5 = 0x7c, DBG_BLOCK_ID_TCP_RESERVED6 = 0x7d, DBG_BLOCK_ID_TCP_RESERVED7 = 0x7e, DBG_BLOCK_ID_DB00 = 0x7f, DBG_BLOCK_ID_DB01 = 0x80, DBG_BLOCK_ID_DB02 = 0x81, DBG_BLOCK_ID_DB03 = 0x82, DBG_BLOCK_ID_DB04 = 0x83, DBG_BLOCK_ID_UNUSED15 = 0x84, DBG_BLOCK_ID_UNUSED16 = 0x85, DBG_BLOCK_ID_UNUSED17 = 0x86, DBG_BLOCK_ID_DB10 = 0x87, DBG_BLOCK_ID_DB11 = 0x88, DBG_BLOCK_ID_DB12 = 0x89, DBG_BLOCK_ID_DB13 = 0x8a, DBG_BLOCK_ID_DB14 = 0x8b, DBG_BLOCK_ID_UNUSED18 = 0x8c, DBG_BLOCK_ID_UNUSED19 = 0x8d, DBG_BLOCK_ID_UNUSED20 = 0x8e, DBG_BLOCK_ID_TCC0 = 0x8f, DBG_BLOCK_ID_TCC1 = 0x90, DBG_BLOCK_ID_TCC2 = 0x91, DBG_BLOCK_ID_TCC3 = 0x92, DBG_BLOCK_ID_TCC4 = 0x93, DBG_BLOCK_ID_TCC5 = 0x94, DBG_BLOCK_ID_TCC6 = 0x95, DBG_BLOCK_ID_TCC7 = 0x96, DBG_BLOCK_ID_SPS00 = 0x97, DBG_BLOCK_ID_SPS01 = 0x98, DBG_BLOCK_ID_SPS02 = 0x99, DBG_BLOCK_ID_SPS10 = 0x9a, DBG_BLOCK_ID_SPS11 = 0x9b, DBG_BLOCK_ID_SPS12 = 0x9c, DBG_BLOCK_ID_UNUSED21 = 0x9d, DBG_BLOCK_ID_UNUSED22 = 0x9e, DBG_BLOCK_ID_TA00 = 0x9f, DBG_BLOCK_ID_TA01 = 0xa0, DBG_BLOCK_ID_TA02 = 0xa1, DBG_BLOCK_ID_TA03 = 0xa2, DBG_BLOCK_ID_TA04 = 0xa3, DBG_BLOCK_ID_TA05 = 0xa4, DBG_BLOCK_ID_TA06 = 0xa5, DBG_BLOCK_ID_TA07 = 0xa6, DBG_BLOCK_ID_TA08 = 0xa7, DBG_BLOCK_ID_TA09 = 0xa8, DBG_BLOCK_ID_TA0A = 0xa9, DBG_BLOCK_ID_TA0B = 0xaa, DBG_BLOCK_ID_UNUSED23 = 0xab, DBG_BLOCK_ID_UNUSED24 = 0xac, DBG_BLOCK_ID_UNUSED25 = 0xad, DBG_BLOCK_ID_UNUSED26 = 0xae, DBG_BLOCK_ID_TA10 = 0xaf, DBG_BLOCK_ID_TA11 = 0xb0, DBG_BLOCK_ID_TA12 = 0xb1, DBG_BLOCK_ID_TA13 = 0xb2, DBG_BLOCK_ID_TA14 = 0xb3, DBG_BLOCK_ID_TA15 = 0xb4, DBG_BLOCK_ID_TA16 = 0xb5, DBG_BLOCK_ID_TA17 = 0xb6, DBG_BLOCK_ID_TA18 = 0xb7, DBG_BLOCK_ID_TA19 = 0xb8, DBG_BLOCK_ID_TA1A = 0xb9, DBG_BLOCK_ID_TA1B = 0xba, DBG_BLOCK_ID_UNUSED27 = 0xbb, DBG_BLOCK_ID_UNUSED28 = 0xbc, DBG_BLOCK_ID_UNUSED29 = 0xbd, DBG_BLOCK_ID_UNUSED30 = 0xbe, DBG_BLOCK_ID_TD00 = 0xbf, DBG_BLOCK_ID_TD01 = 0xc0, DBG_BLOCK_ID_TD02 = 0xc1, DBG_BLOCK_ID_TD03 = 0xc2, DBG_BLOCK_ID_TD04 = 0xc3, DBG_BLOCK_ID_TD05 = 0xc4, DBG_BLOCK_ID_TD06 = 0xc5, DBG_BLOCK_ID_TD07 = 0xc6, DBG_BLOCK_ID_TD08 = 0xc7, DBG_BLOCK_ID_TD09 = 0xc8, DBG_BLOCK_ID_TD0A = 0xc9, DBG_BLOCK_ID_TD0B = 0xca, DBG_BLOCK_ID_UNUSED31 = 0xcb, DBG_BLOCK_ID_UNUSED32 = 0xcc, DBG_BLOCK_ID_UNUSED33 = 0xcd, DBG_BLOCK_ID_UNUSED34 = 0xce, DBG_BLOCK_ID_TD10 = 0xcf, DBG_BLOCK_ID_TD11 = 0xd0, DBG_BLOCK_ID_TD12 = 0xd1, DBG_BLOCK_ID_TD13 = 0xd2, DBG_BLOCK_ID_TD14 = 0xd3, DBG_BLOCK_ID_TD15 = 0xd4, DBG_BLOCK_ID_TD16 = 0xd5, DBG_BLOCK_ID_TD17 = 0xd6, DBG_BLOCK_ID_TD18 = 0xd7, DBG_BLOCK_ID_TD19 = 0xd8, DBG_BLOCK_ID_TD1A = 0xd9, DBG_BLOCK_ID_TD1B = 0xda, DBG_BLOCK_ID_UNUSED35 = 0xdb, DBG_BLOCK_ID_UNUSED36 = 0xdc, DBG_BLOCK_ID_UNUSED37 = 0xdd, DBG_BLOCK_ID_UNUSED38 = 0xde, DBG_BLOCK_ID_LDS00 = 0xdf, DBG_BLOCK_ID_LDS01 = 0xe0, DBG_BLOCK_ID_LDS02 = 0xe1, DBG_BLOCK_ID_LDS03 = 0xe2, DBG_BLOCK_ID_LDS04 = 0xe3, DBG_BLOCK_ID_LDS05 = 0xe4, DBG_BLOCK_ID_LDS06 = 0xe5, DBG_BLOCK_ID_LDS07 = 0xe6, DBG_BLOCK_ID_LDS08 = 0xe7, DBG_BLOCK_ID_LDS09 = 0xe8, DBG_BLOCK_ID_LDS0A = 0xe9, DBG_BLOCK_ID_LDS0B = 0xea, DBG_BLOCK_ID_UNUSED39 = 0xeb, DBG_BLOCK_ID_UNUSED40 = 0xec, DBG_BLOCK_ID_UNUSED41 = 0xed, DBG_BLOCK_ID_UNUSED42 = 0xee, DBG_BLOCK_ID_LDS10 = 0xef, DBG_BLOCK_ID_LDS11 = 0xf0, DBG_BLOCK_ID_LDS12 = 0xf1, DBG_BLOCK_ID_LDS13 = 0xf2, DBG_BLOCK_ID_LDS14 = 0xf3, DBG_BLOCK_ID_LDS15 = 0xf4, DBG_BLOCK_ID_LDS16 = 0xf5, DBG_BLOCK_ID_LDS17 = 0xf6, DBG_BLOCK_ID_LDS18 = 0xf7, DBG_BLOCK_ID_LDS19 = 0xf8, DBG_BLOCK_ID_LDS1A = 0xf9, DBG_BLOCK_ID_LDS1B = 0xfa, DBG_BLOCK_ID_UNUSED43 = 0xfb, DBG_BLOCK_ID_UNUSED44 = 0xfc, DBG_BLOCK_ID_UNUSED45 = 0xfd, DBG_BLOCK_ID_UNUSED46 = 0xfe, } DebugBlockId; typedef enum DebugBlockId_BY2 { DBG_BLOCK_ID_RESERVED_BY2 = 0x0, DBG_BLOCK_ID_VMC_BY2 = 0x1, DBG_BLOCK_ID_UNUSED0_BY2 = 0x2, DBG_BLOCK_ID_GRBM_BY2 = 0x3, DBG_BLOCK_ID_CSC_BY2 = 0x4, DBG_BLOCK_ID_IH_BY2 = 0x5, DBG_BLOCK_ID_SQ_BY2 = 0x6, DBG_BLOCK_ID_UVD_BY2 = 0x7, DBG_BLOCK_ID_SDMA0_BY2 = 0x8, DBG_BLOCK_ID_SPIM_BY2 = 0x9, DBG_BLOCK_ID_VC0_BY2 = 0xa, DBG_BLOCK_ID_PA_BY2 = 0xb, DBG_BLOCK_ID_CP0_BY2 = 0xc, DBG_BLOCK_ID_CP2_BY2 = 0xd, DBG_BLOCK_ID_PC0_BY2 = 0xe, DBG_BLOCK_ID_BCI0_BY2 = 0xf, DBG_BLOCK_ID_SXM0_BY2 = 0x10, DBG_BLOCK_ID_SCT0_BY2 = 0x11, DBG_BLOCK_ID_SPM0_BY2 = 0x12, DBG_BLOCK_ID_BCI2_BY2 = 0x13, DBG_BLOCK_ID_TCA_BY2 = 0x14, DBG_BLOCK_ID_TCCA_BY2 = 0x15, DBG_BLOCK_ID_MCC_BY2 = 0x16, DBG_BLOCK_ID_MCC2_BY2 = 0x17, DBG_BLOCK_ID_MCD_BY2 = 0x18, DBG_BLOCK_ID_MCD2_BY2 = 0x19, DBG_BLOCK_ID_MCD4_BY2 = 0x1a, DBG_BLOCK_ID_MCB_BY2 = 0x1b, DBG_BLOCK_ID_SQA_BY2 = 0x1c, DBG_BLOCK_ID_SQA02_BY2 = 0x1d, DBG_BLOCK_ID_SQA11_BY2 = 0x1e, DBG_BLOCK_ID_UNUSED8_BY2 = 0x1f, DBG_BLOCK_ID_SQB_BY2 = 0x20, DBG_BLOCK_ID_SQB10_BY2 = 0x21, DBG_BLOCK_ID_UNUSED10_BY2 = 0x22, DBG_BLOCK_ID_UNUSED12_BY2 = 0x23, DBG_BLOCK_ID_CB_BY2 = 0x24, DBG_BLOCK_ID_CB02_BY2 = 0x25, DBG_BLOCK_ID_CB10_BY2 = 0x26, DBG_BLOCK_ID_CB12_BY2 = 0x27, DBG_BLOCK_ID_SXS_BY2 = 0x28, DBG_BLOCK_ID_SXS2_BY2 = 0x29, DBG_BLOCK_ID_SXS4_BY2 = 0x2a, DBG_BLOCK_ID_SXS6_BY2 = 0x2b, DBG_BLOCK_ID_DB_BY2 = 0x2c, DBG_BLOCK_ID_DB02_BY2 = 0x2d, DBG_BLOCK_ID_DB10_BY2 = 0x2e, DBG_BLOCK_ID_DB12_BY2 = 0x2f, DBG_BLOCK_ID_TCP_BY2 = 0x30, DBG_BLOCK_ID_TCP2_BY2 = 0x31, DBG_BLOCK_ID_TCP4_BY2 = 0x32, DBG_BLOCK_ID_TCP6_BY2 = 0x33, DBG_BLOCK_ID_TCP8_BY2 = 0x34, DBG_BLOCK_ID_TCP10_BY2 = 0x35, DBG_BLOCK_ID_TCP12_BY2 = 0x36, DBG_BLOCK_ID_TCP14_BY2 = 0x37, DBG_BLOCK_ID_TCP16_BY2 = 0x38, DBG_BLOCK_ID_TCP18_BY2 = 0x39, DBG_BLOCK_ID_TCP20_BY2 = 0x3a, DBG_BLOCK_ID_TCP22_BY2 = 0x3b, DBG_BLOCK_ID_TCP_RESERVED0_BY2 = 0x3c, DBG_BLOCK_ID_TCP_RESERVED2_BY2 = 0x3d, DBG_BLOCK_ID_TCP_RESERVED4_BY2 = 0x3e, DBG_BLOCK_ID_TCP_RESERVED6_BY2 = 0x3f, DBG_BLOCK_ID_TCC_BY2 = 0x40, DBG_BLOCK_ID_TCC2_BY2 = 0x41, DBG_BLOCK_ID_TCC4_BY2 = 0x42, DBG_BLOCK_ID_TCC6_BY2 = 0x43, DBG_BLOCK_ID_SPS_BY2 = 0x44, DBG_BLOCK_ID_SPS02_BY2 = 0x45, DBG_BLOCK_ID_SPS11_BY2 = 0x46, DBG_BLOCK_ID_UNUSED14_BY2 = 0x47, DBG_BLOCK_ID_TA_BY2 = 0x48, DBG_BLOCK_ID_TA02_BY2 = 0x49, DBG_BLOCK_ID_TA04_BY2 = 0x4a, DBG_BLOCK_ID_TA06_BY2 = 0x4b, DBG_BLOCK_ID_TA08_BY2 = 0x4c, DBG_BLOCK_ID_TA0A_BY2 = 0x4d, DBG_BLOCK_ID_UNUSED20_BY2 = 0x4e, DBG_BLOCK_ID_UNUSED22_BY2 = 0x4f, DBG_BLOCK_ID_TA10_BY2 = 0x50, DBG_BLOCK_ID_TA12_BY2 = 0x51, DBG_BLOCK_ID_TA14_BY2 = 0x52, DBG_BLOCK_ID_TA16_BY2 = 0x53, DBG_BLOCK_ID_TA18_BY2 = 0x54, DBG_BLOCK_ID_TA1A_BY2 = 0x55, DBG_BLOCK_ID_UNUSED24_BY2 = 0x56, DBG_BLOCK_ID_UNUSED26_BY2 = 0x57, DBG_BLOCK_ID_TD_BY2 = 0x58, DBG_BLOCK_ID_TD02_BY2 = 0x59, DBG_BLOCK_ID_TD04_BY2 = 0x5a, DBG_BLOCK_ID_TD06_BY2 = 0x5b, DBG_BLOCK_ID_TD08_BY2 = 0x5c, DBG_BLOCK_ID_TD0A_BY2 = 0x5d, DBG_BLOCK_ID_UNUSED28_BY2 = 0x5e, DBG_BLOCK_ID_UNUSED30_BY2 = 0x5f, DBG_BLOCK_ID_TD10_BY2 = 0x60, DBG_BLOCK_ID_TD12_BY2 = 0x61, DBG_BLOCK_ID_TD14_BY2 = 0x62, DBG_BLOCK_ID_TD16_BY2 = 0x63, DBG_BLOCK_ID_TD18_BY2 = 0x64, DBG_BLOCK_ID_TD1A_BY2 = 0x65, DBG_BLOCK_ID_UNUSED32_BY2 = 0x66, DBG_BLOCK_ID_UNUSED34_BY2 = 0x67, DBG_BLOCK_ID_LDS_BY2 = 0x68, DBG_BLOCK_ID_LDS02_BY2 = 0x69, DBG_BLOCK_ID_LDS04_BY2 = 0x6a, DBG_BLOCK_ID_LDS06_BY2 = 0x6b, DBG_BLOCK_ID_LDS08_BY2 = 0x6c, DBG_BLOCK_ID_LDS0A_BY2 = 0x6d, DBG_BLOCK_ID_UNUSED36_BY2 = 0x6e, DBG_BLOCK_ID_UNUSED38_BY2 = 0x6f, DBG_BLOCK_ID_LDS10_BY2 = 0x70, DBG_BLOCK_ID_LDS12_BY2 = 0x71, DBG_BLOCK_ID_LDS14_BY2 = 0x72, DBG_BLOCK_ID_LDS16_BY2 = 0x73, DBG_BLOCK_ID_LDS18_BY2 = 0x74, DBG_BLOCK_ID_LDS1A_BY2 = 0x75, DBG_BLOCK_ID_UNUSED40_BY2 = 0x76, DBG_BLOCK_ID_UNUSED42_BY2 = 0x77, } DebugBlockId_BY2; typedef enum DebugBlockId_BY4 { DBG_BLOCK_ID_RESERVED_BY4 = 0x0, DBG_BLOCK_ID_UNUSED0_BY4 = 0x1, DBG_BLOCK_ID_CSC_BY4 = 0x2, DBG_BLOCK_ID_SQ_BY4 = 0x3, DBG_BLOCK_ID_SDMA0_BY4 = 0x4, DBG_BLOCK_ID_VC0_BY4 = 0x5, DBG_BLOCK_ID_CP0_BY4 = 0x6, DBG_BLOCK_ID_UNUSED1_BY4 = 0x7, DBG_BLOCK_ID_SXM0_BY4 = 0x8, DBG_BLOCK_ID_SPM0_BY4 = 0x9, DBG_BLOCK_ID_TCAA_BY4 = 0xa, DBG_BLOCK_ID_MCC_BY4 = 0xb, DBG_BLOCK_ID_MCD_BY4 = 0xc, DBG_BLOCK_ID_MCD4_BY4 = 0xd, DBG_BLOCK_ID_SQA_BY4 = 0xe, DBG_BLOCK_ID_SQA11_BY4 = 0xf, DBG_BLOCK_ID_SQB_BY4 = 0x10, DBG_BLOCK_ID_UNUSED10_BY4 = 0x11, DBG_BLOCK_ID_CB_BY4 = 0x12, DBG_BLOCK_ID_CB10_BY4 = 0x13, DBG_BLOCK_ID_SXS_BY4 = 0x14, DBG_BLOCK_ID_SXS4_BY4 = 0x15, DBG_BLOCK_ID_DB_BY4 = 0x16, DBG_BLOCK_ID_DB10_BY4 = 0x17, DBG_BLOCK_ID_TCP_BY4 = 0x18, DBG_BLOCK_ID_TCP4_BY4 = 0x19, DBG_BLOCK_ID_TCP8_BY4 = 0x1a, DBG_BLOCK_ID_TCP12_BY4 = 0x1b, DBG_BLOCK_ID_TCP16_BY4 = 0x1c, DBG_BLOCK_ID_TCP20_BY4 = 0x1d, DBG_BLOCK_ID_TCP_RESERVED0_BY4 = 0x1e, DBG_BLOCK_ID_TCP_RESERVED4_BY4 = 0x1f, DBG_BLOCK_ID_TCC_BY4 = 0x20, DBG_BLOCK_ID_TCC4_BY4 = 0x21, DBG_BLOCK_ID_SPS_BY4 = 0x22, DBG_BLOCK_ID_SPS11_BY4 = 0x23, DBG_BLOCK_ID_TA_BY4 = 0x24, DBG_BLOCK_ID_TA04_BY4 = 0x25, DBG_BLOCK_ID_TA08_BY4 = 0x26, DBG_BLOCK_ID_UNUSED20_BY4 = 0x27, DBG_BLOCK_ID_TA10_BY4 = 0x28, DBG_BLOCK_ID_TA14_BY4 = 0x29, DBG_BLOCK_ID_TA18_BY4 = 0x2a, DBG_BLOCK_ID_UNUSED24_BY4 = 0x2b, DBG_BLOCK_ID_TD_BY4 = 0x2c, DBG_BLOCK_ID_TD04_BY4 = 0x2d, DBG_BLOCK_ID_TD08_BY4 = 0x2e, DBG_BLOCK_ID_UNUSED28_BY4 = 0x2f, DBG_BLOCK_ID_TD10_BY4 = 0x30, DBG_BLOCK_ID_TD14_BY4 = 0x31, DBG_BLOCK_ID_TD18_BY4 = 0x32, DBG_BLOCK_ID_UNUSED32_BY4 = 0x33, DBG_BLOCK_ID_LDS_BY4 = 0x34, DBG_BLOCK_ID_LDS04_BY4 = 0x35, DBG_BLOCK_ID_LDS08_BY4 = 0x36, DBG_BLOCK_ID_UNUSED36_BY4 = 0x37, DBG_BLOCK_ID_LDS10_BY4 = 0x38, DBG_BLOCK_ID_LDS14_BY4 = 0x39, DBG_BLOCK_ID_LDS18_BY4 = 0x3a, DBG_BLOCK_ID_UNUSED40_BY4 = 0x3b, } DebugBlockId_BY4; typedef enum DebugBlockId_BY8 { DBG_BLOCK_ID_RESERVED_BY8 = 0x0, DBG_BLOCK_ID_CSC_BY8 = 0x1, DBG_BLOCK_ID_SDMA0_BY8 = 0x2, DBG_BLOCK_ID_CP0_BY8 = 0x3, DBG_BLOCK_ID_SXM0_BY8 = 0x4, DBG_BLOCK_ID_TCA_BY8 = 0x5, DBG_BLOCK_ID_MCD_BY8 = 0x6, DBG_BLOCK_ID_SQA_BY8 = 0x7, DBG_BLOCK_ID_SQB_BY8 = 0x8, DBG_BLOCK_ID_CB_BY8 = 0x9, DBG_BLOCK_ID_SXS_BY8 = 0xa, DBG_BLOCK_ID_DB_BY8 = 0xb, DBG_BLOCK_ID_TCP_BY8 = 0xc, DBG_BLOCK_ID_TCP8_BY8 = 0xd, DBG_BLOCK_ID_TCP16_BY8 = 0xe, DBG_BLOCK_ID_TCP_RESERVED0_BY8 = 0xf, DBG_BLOCK_ID_TCC_BY8 = 0x10, DBG_BLOCK_ID_SPS_BY8 = 0x11, DBG_BLOCK_ID_TA_BY8 = 0x12, DBG_BLOCK_ID_TA08_BY8 = 0x13, DBG_BLOCK_ID_TA10_BY8 = 0x14, DBG_BLOCK_ID_TA18_BY8 = 0x15, DBG_BLOCK_ID_TD_BY8 = 0x16, DBG_BLOCK_ID_TD08_BY8 = 0x17, DBG_BLOCK_ID_TD10_BY8 = 0x18, DBG_BLOCK_ID_TD18_BY8 = 0x19, DBG_BLOCK_ID_LDS_BY8 = 0x1a, DBG_BLOCK_ID_LDS08_BY8 = 0x1b, DBG_BLOCK_ID_LDS10_BY8 = 0x1c, DBG_BLOCK_ID_LDS18_BY8 = 0x1d, } DebugBlockId_BY8; typedef enum DebugBlockId_BY16 { DBG_BLOCK_ID_RESERVED_BY16 = 0x0, DBG_BLOCK_ID_SDMA0_BY16 = 0x1, DBG_BLOCK_ID_SXM_BY16 = 0x2, DBG_BLOCK_ID_MCD_BY16 = 0x3, DBG_BLOCK_ID_SQB_BY16 = 0x4, DBG_BLOCK_ID_SXS_BY16 = 0x5, DBG_BLOCK_ID_TCP_BY16 = 0x6, DBG_BLOCK_ID_TCP16_BY16 = 0x7, DBG_BLOCK_ID_TCC_BY16 = 0x8, DBG_BLOCK_ID_TA_BY16 = 0x9, DBG_BLOCK_ID_TA10_BY16 = 0xa, DBG_BLOCK_ID_TD_BY16 = 0xb, DBG_BLOCK_ID_TD10_BY16 = 0xc, DBG_BLOCK_ID_LDS_BY16 = 0xd, DBG_BLOCK_ID_LDS10_BY16 = 0xe, } DebugBlockId_BY16; typedef enum SurfaceEndian { ENDIAN_NONE = 0x0, ENDIAN_8IN16 = 0x1, ENDIAN_8IN32 = 0x2, ENDIAN_8IN64 = 0x3, } SurfaceEndian; typedef enum ArrayMode { ARRAY_LINEAR_GENERAL = 0x0, ARRAY_LINEAR_ALIGNED = 0x1, ARRAY_1D_TILED_THIN1 = 0x2, ARRAY_1D_TILED_THICK = 0x3, ARRAY_2D_TILED_THIN1 = 0x4, ARRAY_PRT_TILED_THIN1 = 0x5, ARRAY_PRT_2D_TILED_THIN1 = 0x6, ARRAY_2D_TILED_THICK = 0x7, ARRAY_2D_TILED_XTHICK = 0x8, ARRAY_PRT_TILED_THICK = 0x9, ARRAY_PRT_2D_TILED_THICK = 0xa, ARRAY_PRT_3D_TILED_THIN1 = 0xb, ARRAY_3D_TILED_THIN1 = 0xc, ARRAY_3D_TILED_THICK = 0xd, ARRAY_3D_TILED_XTHICK = 0xe, ARRAY_PRT_3D_TILED_THICK = 0xf, } ArrayMode; typedef enum PipeTiling { CONFIG_1_PIPE = 0x0, CONFIG_2_PIPE = 0x1, CONFIG_4_PIPE = 0x2, CONFIG_8_PIPE = 0x3, } PipeTiling; typedef enum BankTiling { CONFIG_4_BANK = 0x0, CONFIG_8_BANK = 0x1, } BankTiling; typedef enum GroupInterleave { CONFIG_256B_GROUP = 0x0, CONFIG_512B_GROUP = 0x1, } GroupInterleave; typedef enum RowTiling { CONFIG_1KB_ROW = 0x0, CONFIG_2KB_ROW = 0x1, CONFIG_4KB_ROW = 0x2, CONFIG_8KB_ROW = 0x3, CONFIG_1KB_ROW_OPT = 0x4, CONFIG_2KB_ROW_OPT = 0x5, CONFIG_4KB_ROW_OPT = 0x6, CONFIG_8KB_ROW_OPT = 0x7, } RowTiling; typedef enum BankSwapBytes { CONFIG_128B_SWAPS = 0x0, CONFIG_256B_SWAPS = 0x1, CONFIG_512B_SWAPS = 0x2, CONFIG_1KB_SWAPS = 0x3, } BankSwapBytes; typedef enum SampleSplitBytes { CONFIG_1KB_SPLIT = 0x0, CONFIG_2KB_SPLIT = 0x1, CONFIG_4KB_SPLIT = 0x2, CONFIG_8KB_SPLIT = 0x3, } SampleSplitBytes; typedef enum NumPipes { ADDR_CONFIG_1_PIPE = 0x0, ADDR_CONFIG_2_PIPE = 0x1, ADDR_CONFIG_4_PIPE = 0x2, ADDR_CONFIG_8_PIPE = 0x3, } NumPipes; typedef enum PipeInterleaveSize { ADDR_CONFIG_PIPE_INTERLEAVE_256B = 0x0, ADDR_CONFIG_PIPE_INTERLEAVE_512B = 0x1, } PipeInterleaveSize; typedef enum BankInterleaveSize { ADDR_CONFIG_BANK_INTERLEAVE_1 = 0x0, ADDR_CONFIG_BANK_INTERLEAVE_2 = 0x1, ADDR_CONFIG_BANK_INTERLEAVE_4 = 0x2, ADDR_CONFIG_BANK_INTERLEAVE_8 = 0x3, } BankInterleaveSize; typedef enum NumShaderEngines { ADDR_CONFIG_1_SHADER_ENGINE = 0x0, ADDR_CONFIG_2_SHADER_ENGINE = 0x1, } NumShaderEngines; typedef enum ShaderEngineTileSize { ADDR_CONFIG_SE_TILE_16 = 0x0, ADDR_CONFIG_SE_TILE_32 = 0x1, } ShaderEngineTileSize; typedef enum NumGPUs { ADDR_CONFIG_1_GPU = 0x0, ADDR_CONFIG_2_GPU = 0x1, ADDR_CONFIG_4_GPU = 0x2, } NumGPUs; typedef enum MultiGPUTileSize { ADDR_CONFIG_GPU_TILE_16 = 0x0, ADDR_CONFIG_GPU_TILE_32 = 0x1, ADDR_CONFIG_GPU_TILE_64 = 0x2, ADDR_CONFIG_GPU_TILE_128 = 0x3, } MultiGPUTileSize; typedef enum RowSize { ADDR_CONFIG_1KB_ROW = 0x0, ADDR_CONFIG_2KB_ROW = 0x1, ADDR_CONFIG_4KB_ROW = 0x2, } RowSize; typedef enum NumLowerPipes { ADDR_CONFIG_1_LOWER_PIPES = 0x0, ADDR_CONFIG_2_LOWER_PIPES = 0x1, } NumLowerPipes; typedef enum ColorTransform { DCC_CT_AUTO = 0x0, DCC_CT_NONE = 0x1, ABGR_TO_A_BG_G_RB = 0x2, BGRA_TO_BG_G_RB_A = 0x3, } ColorTransform; typedef enum CompareRef { REF_NEVER = 0x0, REF_LESS = 0x1, REF_EQUAL = 0x2, REF_LEQUAL = 0x3, REF_GREATER = 0x4, REF_NOTEQUAL = 0x5, REF_GEQUAL = 0x6, REF_ALWAYS = 0x7, } CompareRef; typedef enum ReadSize { READ_256_BITS = 0x0, READ_512_BITS = 0x1, } ReadSize; typedef enum DepthFormat { DEPTH_INVALID = 0x0, DEPTH_16 = 0x1, DEPTH_X8_24 = 0x2, DEPTH_8_24 = 0x3, DEPTH_X8_24_FLOAT = 0x4, DEPTH_8_24_FLOAT = 0x5, DEPTH_32_FLOAT = 0x6, DEPTH_X24_8_32_FLOAT = 0x7, } DepthFormat; typedef enum ZFormat { Z_INVALID = 0x0, Z_16 = 0x1, Z_24 = 0x2, Z_32_FLOAT = 0x3, } ZFormat; typedef enum StencilFormat { STENCIL_INVALID = 0x0, STENCIL_8 = 0x1, } StencilFormat; typedef enum CmaskMode { CMASK_CLEAR_NONE = 0x0, CMASK_CLEAR_ONE = 0x1, CMASK_CLEAR_ALL = 0x2, CMASK_ANY_EXPANDED = 0x3, CMASK_ALPHA0_FRAG1 = 0x4, CMASK_ALPHA0_FRAG2 = 0x5, CMASK_ALPHA0_FRAG4 = 0x6, CMASK_ALPHA0_FRAGS = 0x7, CMASK_ALPHA1_FRAG1 = 0x8, CMASK_ALPHA1_FRAG2 = 0x9, CMASK_ALPHA1_FRAG4 = 0xa, CMASK_ALPHA1_FRAGS = 0xb, CMASK_ALPHAX_FRAG1 = 0xc, CMASK_ALPHAX_FRAG2 = 0xd, CMASK_ALPHAX_FRAG4 = 0xe, CMASK_ALPHAX_FRAGS = 0xf, } CmaskMode; typedef enum QuadExportFormat { EXPORT_UNUSED = 0x0, EXPORT_32_R = 0x1, EXPORT_32_GR = 0x2, EXPORT_32_AR = 0x3, EXPORT_FP16_ABGR = 0x4, EXPORT_UNSIGNED16_ABGR = 0x5, EXPORT_SIGNED16_ABGR = 0x6, EXPORT_32_ABGR = 0x7, } QuadExportFormat; typedef enum QuadExportFormatOld { EXPORT_4P_32BPC_ABGR = 0x0, EXPORT_4P_16BPC_ABGR = 0x1, EXPORT_4P_32BPC_GR = 0x2, EXPORT_4P_32BPC_AR = 0x3, EXPORT_2P_32BPC_ABGR = 0x4, EXPORT_8P_32BPC_R = 0x5, } QuadExportFormatOld; typedef enum ColorFormat { COLOR_INVALID = 0x0, COLOR_8 = 0x1, COLOR_16 = 0x2, COLOR_8_8 = 0x3, COLOR_32 = 0x4, COLOR_16_16 = 0x5, COLOR_10_11_11 = 0x6, COLOR_11_11_10 = 0x7, COLOR_10_10_10_2 = 0x8, COLOR_2_10_10_10 = 0x9, COLOR_8_8_8_8 = 0xa, COLOR_32_32 = 0xb, COLOR_16_16_16_16 = 0xc, COLOR_RESERVED_13 = 0xd, COLOR_32_32_32_32 = 0xe, COLOR_RESERVED_15 = 0xf, COLOR_5_6_5 = 0x10, COLOR_1_5_5_5 = 0x11, COLOR_5_5_5_1 = 0x12, COLOR_4_4_4_4 = 0x13, COLOR_8_24 = 0x14, COLOR_24_8 = 0x15, COLOR_X24_8_32_FLOAT = 0x16, COLOR_RESERVED_23 = 0x17, } ColorFormat; typedef enum SurfaceFormat { FMT_INVALID = 0x0, FMT_8 = 0x1, FMT_16 = 0x2, FMT_8_8 = 0x3, FMT_32 = 0x4, FMT_16_16 = 0x5, FMT_10_11_11 = 0x6, FMT_11_11_10 = 0x7, FMT_10_10_10_2 = 0x8, FMT_2_10_10_10 = 0x9, FMT_8_8_8_8 = 0xa, FMT_32_32 = 0xb, FMT_16_16_16_16 = 0xc, FMT_32_32_32 = 0xd, FMT_32_32_32_32 = 0xe, FMT_RESERVED_4 = 0xf, FMT_5_6_5 = 0x10, FMT_1_5_5_5 = 0x11, FMT_5_5_5_1 = 0x12, FMT_4_4_4_4 = 0x13, FMT_8_24 = 0x14, FMT_24_8 = 0x15, FMT_X24_8_32_FLOAT = 0x16, FMT_RESERVED_33 = 0x17, FMT_11_11_10_FLOAT = 0x18, FMT_16_FLOAT = 0x19, FMT_32_FLOAT = 0x1a, FMT_16_16_FLOAT = 0x1b, FMT_8_24_FLOAT = 0x1c, FMT_24_8_FLOAT = 0x1d, FMT_32_32_FLOAT = 0x1e, FMT_10_11_11_FLOAT = 0x1f, FMT_16_16_16_16_FLOAT = 0x20, FMT_3_3_2 = 0x21, FMT_6_5_5 = 0x22, FMT_32_32_32_32_FLOAT = 0x23, FMT_RESERVED_36 = 0x24, FMT_1 = 0x25, FMT_1_REVERSED = 0x26, FMT_GB_GR = 0x27, FMT_BG_RG = 0x28, FMT_32_AS_8 = 0x29, FMT_32_AS_8_8 = 0x2a, FMT_5_9_9_9_SHAREDEXP = 0x2b, FMT_8_8_8 = 0x2c, FMT_16_16_16 = 0x2d, FMT_16_16_16_FLOAT = 0x2e, FMT_4_4 = 0x2f, FMT_32_32_32_FLOAT = 0x30, FMT_BC1 = 0x31, FMT_BC2 = 0x32, FMT_BC3 = 0x33, FMT_BC4 = 0x34, FMT_BC5 = 0x35, FMT_BC6 = 0x36, FMT_BC7 = 0x37, FMT_32_AS_32_32_32_32 = 0x38, FMT_APC3 = 0x39, FMT_APC4 = 0x3a, FMT_APC5 = 0x3b, FMT_APC6 = 0x3c, FMT_APC7 = 0x3d, FMT_CTX1 = 0x3e, FMT_RESERVED_63 = 0x3f, } SurfaceFormat; typedef enum BUF_DATA_FORMAT { BUF_DATA_FORMAT_INVALID = 0x0, BUF_DATA_FORMAT_8 = 0x1, BUF_DATA_FORMAT_16 = 0x2, BUF_DATA_FORMAT_8_8 = 0x3, BUF_DATA_FORMAT_32 = 0x4, BUF_DATA_FORMAT_16_16 = 0x5, BUF_DATA_FORMAT_10_11_11 = 0x6, BUF_DATA_FORMAT_11_11_10 = 0x7, BUF_DATA_FORMAT_10_10_10_2 = 0x8, BUF_DATA_FORMAT_2_10_10_10 = 0x9, BUF_DATA_FORMAT_8_8_8_8 = 0xa, BUF_DATA_FORMAT_32_32 = 0xb, BUF_DATA_FORMAT_16_16_16_16 = 0xc, BUF_DATA_FORMAT_32_32_32 = 0xd, BUF_DATA_FORMAT_32_32_32_32 = 0xe, BUF_DATA_FORMAT_RESERVED_15 = 0xf, } BUF_DATA_FORMAT; typedef enum IMG_DATA_FORMAT { IMG_DATA_FORMAT_INVALID = 0x0, IMG_DATA_FORMAT_8 = 0x1, IMG_DATA_FORMAT_16 = 0x2, IMG_DATA_FORMAT_8_8 = 0x3, IMG_DATA_FORMAT_32 = 0x4, IMG_DATA_FORMAT_16_16 = 0x5, IMG_DATA_FORMAT_10_11_11 = 0x6, IMG_DATA_FORMAT_11_11_10 = 0x7, IMG_DATA_FORMAT_10_10_10_2 = 0x8, IMG_DATA_FORMAT_2_10_10_10 = 0x9, IMG_DATA_FORMAT_8_8_8_8 = 0xa, IMG_DATA_FORMAT_32_32 = 0xb, IMG_DATA_FORMAT_16_16_16_16 = 0xc, IMG_DATA_FORMAT_32_32_32 = 0xd, IMG_DATA_FORMAT_32_32_32_32 = 0xe, IMG_DATA_FORMAT_RESERVED_15 = 0xf, IMG_DATA_FORMAT_5_6_5 = 0x10, IMG_DATA_FORMAT_1_5_5_5 = 0x11, IMG_DATA_FORMAT_5_5_5_1 = 0x12, IMG_DATA_FORMAT_4_4_4_4 = 0x13, IMG_DATA_FORMAT_8_24 = 0x14, IMG_DATA_FORMAT_24_8 = 0x15, IMG_DATA_FORMAT_X24_8_32 = 0x16, IMG_DATA_FORMAT_RESERVED_23 = 0x17, IMG_DATA_FORMAT_RESERVED_24 = 0x18, IMG_DATA_FORMAT_RESERVED_25 = 0x19, IMG_DATA_FORMAT_RESERVED_26 = 0x1a, IMG_DATA_FORMAT_RESERVED_27 = 0x1b, IMG_DATA_FORMAT_RESERVED_28 = 0x1c, IMG_DATA_FORMAT_RESERVED_29 = 0x1d, IMG_DATA_FORMAT_RESERVED_30 = 0x1e, IMG_DATA_FORMAT_RESERVED_31 = 0x1f, IMG_DATA_FORMAT_GB_GR = 0x20, IMG_DATA_FORMAT_BG_RG = 0x21, IMG_DATA_FORMAT_5_9_9_9 = 0x22, IMG_DATA_FORMAT_BC1 = 0x23, IMG_DATA_FORMAT_BC2 = 0x24, IMG_DATA_FORMAT_BC3 = 0x25, IMG_DATA_FORMAT_BC4 = 0x26, IMG_DATA_FORMAT_BC5 = 0x27, IMG_DATA_FORMAT_BC6 = 0x28, IMG_DATA_FORMAT_BC7 = 0x29, IMG_DATA_FORMAT_RESERVED_42 = 0x2a, IMG_DATA_FORMAT_RESERVED_43 = 0x2b, IMG_DATA_FORMAT_FMASK8_S2_F1 = 0x2c, IMG_DATA_FORMAT_FMASK8_S4_F1 = 0x2d, IMG_DATA_FORMAT_FMASK8_S8_F1 = 0x2e, IMG_DATA_FORMAT_FMASK8_S2_F2 = 0x2f, IMG_DATA_FORMAT_FMASK8_S4_F2 = 0x30, IMG_DATA_FORMAT_FMASK8_S4_F4 = 0x31, IMG_DATA_FORMAT_FMASK16_S16_F1 = 0x32, IMG_DATA_FORMAT_FMASK16_S8_F2 = 0x33, IMG_DATA_FORMAT_FMASK32_S16_F2 = 0x34, IMG_DATA_FORMAT_FMASK32_S8_F4 = 0x35, IMG_DATA_FORMAT_FMASK32_S8_F8 = 0x36, IMG_DATA_FORMAT_FMASK64_S16_F4 = 0x37, IMG_DATA_FORMAT_FMASK64_S16_F8 = 0x38, IMG_DATA_FORMAT_4_4 = 0x39, IMG_DATA_FORMAT_6_5_5 = 0x3a, IMG_DATA_FORMAT_1 = 0x3b, IMG_DATA_FORMAT_1_REVERSED = 0x3c, IMG_DATA_FORMAT_32_AS_8 = 0x3d, IMG_DATA_FORMAT_32_AS_8_8 = 0x3e, IMG_DATA_FORMAT_32_AS_32_32_32_32 = 0x3f, } IMG_DATA_FORMAT; typedef enum BUF_NUM_FORMAT { BUF_NUM_FORMAT_UNORM = 0x0, BUF_NUM_FORMAT_SNORM = 0x1, BUF_NUM_FORMAT_USCALED = 0x2, BUF_NUM_FORMAT_SSCALED = 0x3, BUF_NUM_FORMAT_UINT = 0x4, BUF_NUM_FORMAT_SINT = 0x5, BUF_NUM_FORMAT_RESERVED_6 = 0x6, BUF_NUM_FORMAT_FLOAT = 0x7, } BUF_NUM_FORMAT; typedef enum IMG_NUM_FORMAT { IMG_NUM_FORMAT_UNORM = 0x0, IMG_NUM_FORMAT_SNORM = 0x1, IMG_NUM_FORMAT_USCALED = 0x2, IMG_NUM_FORMAT_SSCALED = 0x3, IMG_NUM_FORMAT_UINT = 0x4, IMG_NUM_FORMAT_SINT = 0x5, IMG_NUM_FORMAT_RESERVED_6 = 0x6, IMG_NUM_FORMAT_FLOAT = 0x7, IMG_NUM_FORMAT_RESERVED_8 = 0x8, IMG_NUM_FORMAT_SRGB = 0x9, IMG_NUM_FORMAT_RESERVED_10 = 0xa, IMG_NUM_FORMAT_RESERVED_11 = 0xb, IMG_NUM_FORMAT_RESERVED_12 = 0xc, IMG_NUM_FORMAT_RESERVED_13 = 0xd, IMG_NUM_FORMAT_RESERVED_14 = 0xe, IMG_NUM_FORMAT_RESERVED_15 = 0xf, } IMG_NUM_FORMAT; typedef enum TileType { ARRAY_COLOR_TILE = 0x0, ARRAY_DEPTH_TILE = 0x1, } TileType; typedef enum NonDispTilingOrder { ADDR_SURF_MICRO_TILING_DISPLAY = 0x0, ADDR_SURF_MICRO_TILING_NON_DISPLAY = 0x1, } NonDispTilingOrder; typedef enum MicroTileMode { ADDR_SURF_DISPLAY_MICRO_TILING = 0x0, ADDR_SURF_THIN_MICRO_TILING = 0x1, ADDR_SURF_DEPTH_MICRO_TILING = 0x2, ADDR_SURF_ROTATED_MICRO_TILING = 0x3, ADDR_SURF_THICK_MICRO_TILING = 0x4, } MicroTileMode; typedef enum TileSplit { ADDR_SURF_TILE_SPLIT_64B = 0x0, ADDR_SURF_TILE_SPLIT_128B = 0x1, ADDR_SURF_TILE_SPLIT_256B = 0x2, ADDR_SURF_TILE_SPLIT_512B = 0x3, ADDR_SURF_TILE_SPLIT_1KB = 0x4, ADDR_SURF_TILE_SPLIT_2KB = 0x5, ADDR_SURF_TILE_SPLIT_4KB = 0x6, } TileSplit; typedef enum SampleSplit { ADDR_SURF_SAMPLE_SPLIT_1 = 0x0, ADDR_SURF_SAMPLE_SPLIT_2 = 0x1, ADDR_SURF_SAMPLE_SPLIT_4 = 0x2, ADDR_SURF_SAMPLE_SPLIT_8 = 0x3, } SampleSplit; typedef enum PipeConfig { ADDR_SURF_P2 = 0x0, ADDR_SURF_P2_RESERVED0 = 0x1, ADDR_SURF_P2_RESERVED1 = 0x2, ADDR_SURF_P2_RESERVED2 = 0x3, ADDR_SURF_P4_8x16 = 0x4, ADDR_SURF_P4_16x16 = 0x5, ADDR_SURF_P4_16x32 = 0x6, ADDR_SURF_P4_32x32 = 0x7, ADDR_SURF_P8_16x16_8x16 = 0x8, ADDR_SURF_P8_16x32_8x16 = 0x9, ADDR_SURF_P8_32x32_8x16 = 0xa, ADDR_SURF_P8_16x32_16x16 = 0xb, ADDR_SURF_P8_32x32_16x16 = 0xc, ADDR_SURF_P8_32x32_16x32 = 0xd, ADDR_SURF_P8_32x64_32x32 = 0xe, ADDR_SURF_P8_RESERVED0 = 0xf, ADDR_SURF_P16_32x32_8x16 = 0x10, ADDR_SURF_P16_32x32_16x16 = 0x11, } PipeConfig; typedef enum NumBanks { ADDR_SURF_2_BANK = 0x0, ADDR_SURF_4_BANK = 0x1, ADDR_SURF_8_BANK = 0x2, ADDR_SURF_16_BANK = 0x3, } NumBanks; typedef enum BankWidth { ADDR_SURF_BANK_WIDTH_1 = 0x0, ADDR_SURF_BANK_WIDTH_2 = 0x1, ADDR_SURF_BANK_WIDTH_4 = 0x2, ADDR_SURF_BANK_WIDTH_8 = 0x3, } BankWidth; typedef enum BankHeight { ADDR_SURF_BANK_HEIGHT_1 = 0x0, ADDR_SURF_BANK_HEIGHT_2 = 0x1, ADDR_SURF_BANK_HEIGHT_4 = 0x2, ADDR_SURF_BANK_HEIGHT_8 = 0x3, } BankHeight; typedef enum BankWidthHeight { ADDR_SURF_BANK_WH_1 = 0x0, ADDR_SURF_BANK_WH_2 = 0x1, ADDR_SURF_BANK_WH_4 = 0x2, ADDR_SURF_BANK_WH_8 = 0x3, } BankWidthHeight; typedef enum MacroTileAspect { ADDR_SURF_MACRO_ASPECT_1 = 0x0, ADDR_SURF_MACRO_ASPECT_2 = 0x1, ADDR_SURF_MACRO_ASPECT_4 = 0x2, ADDR_SURF_MACRO_ASPECT_8 = 0x3, } MacroTileAspect; typedef enum GATCL1RequestType { GATCL1_TYPE_NORMAL = 0x0, GATCL1_TYPE_SHOOTDOWN = 0x1, GATCL1_TYPE_BYPASS = 0x2, } GATCL1RequestType; typedef enum TCC_CACHE_POLICIES { TCC_CACHE_POLICY_LRU = 0x0, TCC_CACHE_POLICY_STREAM = 0x1, } TCC_CACHE_POLICIES; typedef enum MTYPE { MTYPE_NC_NV = 0x0, MTYPE_NC = 0x1, MTYPE_CC = 0x2, MTYPE_UC = 0x3, } MTYPE; typedef enum PERFMON_COUNTER_MODE { PERFMON_COUNTER_MODE_ACCUM = 0x0, PERFMON_COUNTER_MODE_ACTIVE_CYCLES = 0x1, PERFMON_COUNTER_MODE_MAX = 0x2, PERFMON_COUNTER_MODE_DIRTY = 0x3, PERFMON_COUNTER_MODE_SAMPLE = 0x4, PERFMON_COUNTER_MODE_CYCLES_SINCE_FIRST_EVENT = 0x5, PERFMON_COUNTER_MODE_CYCLES_SINCE_LAST_EVENT = 0x6, PERFMON_COUNTER_MODE_CYCLES_GE_HI = 0x7, PERFMON_COUNTER_MODE_CYCLES_EQ_HI = 0x8, PERFMON_COUNTER_MODE_INACTIVE_CYCLES = 0x9, PERFMON_COUNTER_MODE_RESERVED = 0xf, } PERFMON_COUNTER_MODE; typedef enum PERFMON_SPM_MODE { PERFMON_SPM_MODE_OFF = 0x0, PERFMON_SPM_MODE_16BIT_CLAMP = 0x1, PERFMON_SPM_MODE_16BIT_NO_CLAMP = 0x2, PERFMON_SPM_MODE_32BIT_CLAMP = 0x3, PERFMON_SPM_MODE_32BIT_NO_CLAMP = 0x4, PERFMON_SPM_MODE_RESERVED_5 = 0x5, PERFMON_SPM_MODE_RESERVED_6 = 0x6, PERFMON_SPM_MODE_RESERVED_7 = 0x7, PERFMON_SPM_MODE_TEST_MODE_0 = 0x8, PERFMON_SPM_MODE_TEST_MODE_1 = 0x9, PERFMON_SPM_MODE_TEST_MODE_2 = 0xa, } PERFMON_SPM_MODE; typedef enum SurfaceTiling { ARRAY_LINEAR = 0x0, ARRAY_TILED = 0x1, } SurfaceTiling; typedef enum SurfaceArray { ARRAY_1D = 0x0, ARRAY_2D = 0x1, ARRAY_3D = 0x2, ARRAY_3D_SLICE = 0x3, } SurfaceArray; typedef enum ColorArray { ARRAY_2D_ALT_COLOR = 0x0, ARRAY_2D_COLOR = 0x1, ARRAY_3D_SLICE_COLOR = 0x3, } ColorArray; typedef enum DepthArray { ARRAY_2D_ALT_DEPTH = 0x0, ARRAY_2D_DEPTH = 0x1, } DepthArray; typedef enum ENUM_NUM_SIMD_PER_CU { NUM_SIMD_PER_CU = 0x4, } ENUM_NUM_SIMD_PER_CU; typedef enum MEM_PWR_FORCE_CTRL { NO_FORCE_REQUEST = 0x0, FORCE_LIGHT_SLEEP_REQUEST = 0x1, FORCE_DEEP_SLEEP_REQUEST = 0x2, FORCE_SHUT_DOWN_REQUEST = 0x3, } MEM_PWR_FORCE_CTRL; typedef enum MEM_PWR_FORCE_CTRL2 { NO_FORCE_REQ = 0x0, FORCE_LIGHT_SLEEP_REQ = 0x1, } MEM_PWR_FORCE_CTRL2; typedef enum MEM_PWR_DIS_CTRL { ENABLE_MEM_PWR_CTRL = 0x0, DISABLE_MEM_PWR_CTRL = 0x1, } MEM_PWR_DIS_CTRL; typedef enum MEM_PWR_SEL_CTRL { DYNAMIC_SHUT_DOWN_ENABLE = 0x0, DYNAMIC_DEEP_SLEEP_ENABLE = 0x1, DYNAMIC_LIGHT_SLEEP_ENABLE = 0x2, } MEM_PWR_SEL_CTRL; typedef enum MEM_PWR_SEL_CTRL2 { DYNAMIC_DEEP_SLEEP_EN = 0x0, DYNAMIC_LIGHT_SLEEP_EN = 0x1, } MEM_PWR_SEL_CTRL2; #endif /* ACP_2_2_ENUM_H */

                                                                                                                                                                                                                                                                                                                                                                                                     

Neuigkeiten

     Aktuelles
     Motto des Tages

Software

     Produkte
     Quellcodebibliothek

Aktivitäten

     Artikel über Sicherheit
     Anleitung zur Aktivierung von SSL

Muße

     Gedichte
     Musik
     Bilder
Jenseits des Üblichen ....
    

Besucherstatistik

Besucherstatistik

Monitoring

Montastic status badge